BU-63825F1-830K datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-63825F1-830K

BU-63825F1-830K: DescriptionMil-Std-1553 Controller, 0.125MBps, CMOS, CQFP70, FLATPACK-70; CategoryThe embedded processor and controller Microcontrollers and processors; File Size257KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-63825F1-830K Overview

Mil-Std-1553 Controller, 0.125MBps, CMOS, CQFP70, FLATPACK-70

BU-63825F1-830K Parametric

Parameter Name	Attribute value
Objectid	2008816729
package instruction	QFF,
Reach Compliance Code	compliant
Other features	WD-MAX
Address bus width
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL-STD-1553
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width
JESD-30 code	R-CQFP-F70
length	48.26 mm
low power mode	YES
Number of serial I/Os	2
Number of terminals	70
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	RECTANGULAR
Package form	FLATPACK
Filter level	MIL-PRF-38534
Maximum seat height	5.46 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
width	26 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

www.ddc-web.com

MIL-STD-1553 Terminals for

Space Applications:

MODEL:BU-63825(925) and BU-63705

FEATURES:

BU-63705:

•

Drop-in Replacement for BU-61582 (83)

•

Drop-in Replacement for BU-65142

•

Rad Tolerant & Rad Hard Versions*

•

Rad Tolerant & Rad Hard Versions*

•

Fully Integrated Remote Terminal

•

Fully Integrated 1553 - BC/RT/MT

Including:

•

Flexible Processor Interface

- Low-Power Transceivers

•

16K x 16 Internal RAM

- Complete RT Protocol

•

Intelligent RT Data Buffering

•

Direct Interface to Processorless

•

Multiple Ordering Options;

Systems

+5V (Only), +5V/-15V, +5V/-12V

•

High Reliability Screening

+5V/Transceiverless (Contact Factory for

•

Multiple Ordering Options;

Availability)

+5V (Only), +5V/-15V, and +5V/-12V

+5V (Only, with Transmit Inhibits)

BU-63825(925):

DESCRIPTION

The BU-63825/925 BC/RT/MT Sp’ACE-II and BU-63705 Space-RT-II series of MIL-STD-1553 terminals continues Data

Device Corporation’s (DDC’s) commitment to producing hybrids with enhanced processing and screening for space

borne, radiation and Hi-Rel applications. Both terminals are designed specifically to be hardware and software

compatible, direct drop-in replacements for the equivalent Sp’ACE and Space RT series.

The BU-63825/925 Sp’ACE-II is a complete integrated interface between a 1553 bus and a host processor, and

replaces the BU-61582/83 Sp’ACE ( Space Advanced Communication Engine) pin-for-pin with the same 1.9 square

inch package.

The BU-63705 Space RT-II is a terminal for simple, non-CPU based applications, and shares the same 3.78 square inch

package as BU-65142 Space RT, which it replaces.

APPLICATIONS

The new generation of Sp’ACE-II and Space-RT-II terminals are designed for applications requiring the highest levels

of reliability and radiation tolerance*, including such platforms as launch vehicles, satellites and the International

Space Station.

DESIGN

The manufacturing of hybrids for space applications involves enhancements in the area of layout design, processing

and screening. The principle goal of the hybrid mechanical design is to improve the ease of wire bonding and

inspection. All of DDC's space grade terminals utilize ceramic packaging. Ceramic packages eliminate the potential

hermeticity problems associated with the glass beads of KOVAR (metal) packages. In addition, ceramic packages

facilitate improved thermal properties and feature reduced weight and lower cost.

*Contact Factory For Radiation Reports and Test Conditions

All trademarks are the property of their respective owners

Make Sure the Next Card

You Purchase Has...

Recommended Resources

Single-channel DC regulated power supply circuit

M58485P (TV and audio equipment) 29-function infrared remote control receiving circuit

Multifunctional home appliance socket (1)

15V power supply circuit diagram with good filtering effect

Power line transmission temperature patrol detection receiving circuit

Two output 2kHz audio oscillation circuit

Formal parameters and actual parameters: [align=center][size=5][b]Formal parameters and actual parameters [/b][/size][/align][align=left][size=4] [/size][/align][align=left][size=4] [/size][/align][align=left][size=4]C language function para...; tiankai001 Download Centre

DSP novice kneels down to ask how to learn DSP!!!: How should I start learning? I want to do some industrial control, F2812. Should I start by writing header files and .cmd files? How should I write them? I hope the experts can giveme some advice....; ceci DSP and ARM Processors

Detailed explanation of STM32 DFU file generation: Recently, it seems that many people are asking about the use of DFU files. We just studied it and would like to tell you how to use it. The first step is to prepare the files to be converted, in bmp a...; thinkz stm32/stm8

PLL settings for st7LITE05: I can't find the PLL selection byte in the ST7FLITE05.H header file of st7lite05. How can I solve this problem? How can I implement PLL to make the CPU work at 8MHz?...; xia_23 stm32/stm8

Ask for help from a master to assemble PIC12F: 12F629, I am a novice, I wrote a program to require GP0 to detect input, then GP1 output. START CLRF GPIO ; Initialize GPIO BCF STATUS, RP0 ; Select Bank0 MOVLW 07h ; Set GP to digital IO MOVWF CMCON ...; dtxiaozilong Microchip MCU

[FPGA learning series - AS and JTAG, sof and pof]: [align=left][size=6]Because FPGA is an SRAM structure, which is different from the ROM structure of CPLD, the FPGA code is lost after power failure, and an external configuration chip is required. Whe...; 白丁 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components