EEWORLDEEWORLDEEWORLD

Part Number

Search

MAX5866ETM+

Description
adc / dac multichannel 10-bit 2ch 60msps codec/afe
CategoryWireless rf/communication    Telecom circuit   
File Size735KB,26 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Environmental Compliance
Download Datasheet Parametric Compare View All

MAX5866ETM+ Overview

adc / dac multichannel 10-bit 2ch 60msps codec/afe

MAX5866ETM+ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMaxim
Parts packaging codeQFN
package instructionHVQCCN,
Contacts48
Reach Compliance Codecompli
ECCN codeEAR99
Factory Lead Time13 weeks
Samacsys DescriptiAnalog Front End - AFE Ultra-Low-Power, High-Dynamic-Performance, 60Msps Analog Front End
JESD-30 codeS-XQCC-N48
JESD-609 codee3
length7 mm
Humidity sensitivity level1
Number of functions1
Number of terminals48
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height0.8 mm
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Telecom integrated circuit typesRF AND BASEBAND CIRCUIT
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width7 mm
19-3223; Rev 0; 2/04
KIT
ATION
EVALU
BLE
AVAILA
Ultra-Low-Power, High-Dynamic-
Performance, 60Msps Analog Front End
General Description
Features
Integrated Dual, 8-Bit ADCs and Dual, 10-Bit DACs
Ultra-Low Power
80mW at f
CLK
= 60MHz (R
x
Mode)
52.5mW at f
CLK
= 60MHz (T
x
Mode)
Low-Current Idle and Shutdown Modes
Excellent Dynamic Performance
48dB SINAD at f
IN
= 25MHz (ADC)
64.2dBc SFDR at f
OUT
= 6MHz (DAC)
Excellent Gain/Phase Match
±0.2° Phase, ±0.05dB Gain at f
IN
= 25MHz (ADC)
Internal/External Reference Option
+2.7V to +3.3V Digital Output Level (TTL/CMOS
Compatible)
Multiplexed Parallel Digital Input/Output for
ADCs/DACs
Miniature 48-Pin Thin QFN Package (7mm
7mm)
Evaluation Kit Available (Order MAX5865EVKIT)
MAX5866
The MAX5866 ultra-low-power, highly integrated analog
front end is ideal for portable communication equipment
such as handsets, PDAs, WLAN, and 3G wireless termi-
nals. The MAX5866 integrates dual, 8-bit receive ADCs
and dual, 10-bit transmit DACs while providing the high-
est dynamic performance at ultra-low power. The ADCs’
analog I-Q input amplifiers are fully differential and
accept 1V
P-P
full-scale signals. Typical I-Q channel
phase matching is ±0.2° and amplitude matching is
±0.05dB. The ADCs feature 48dB SINAD and 70.1dBc
spurious-free dynamic range (SFDR) at f
IN
= 25MHz and
f
CLK
= 60MHz. The DACs’ analog I-Q outputs are fully
differential with
±400mV
full-scale output, and 1.4V com-
mon-mode level. Typical I-Q channel phase matching is
±0.4° and gain matching is ±0.1dB. The DACs also fea-
ture dual, 10-bit resolution with 64.2dBc SFDR, at f
OUT
=
6MHz and f
CLK
= 60MHz.
The ADCs and DACs operate simultaneously or indepen-
dently for frequency-division duplex (FDD) and time-divi-
sion duplex (TDD) modes. A 3-wire serial interface
controls power-down and transceiver modes of opera-
tion. The typical operating power is 96mW at f
CLK
=
60MHz with the ADCs and DACs operating simultane-
ously in transceiver mode. The MAX5866 features an
internal 1.024V voltage reference that is stable over the
entire operating power-supply range and temperature
range. The MAX5866 operates on a +2.7V to +3.3V ana-
log power supply and a +2.7V to +3.3V digital I/O power
supply for logic compatibility. The quiescent current is
12mA in idle mode and 1µA in shutdown mode. The
MAX5866 is specified for the extended (-40°C to +85°C)
temperature range and is available in a 48-pin thin QFN
package.
Ordering Information
PART
MAX5866ETM
TEMP RANGE
-40°C to +85°C
PIN-PACKAGE
48 Thin QFN-EP*
(7mm x 7mm)
*EP
= Exposed paddle.
Functional Diagram
MAX5866
IA+
IA-
QA+
ADC
QA-
CLK
ID+
ID-
QD+
QD-
REFP
COM
REFN
REFIN
REF
AND
BIAS
DAC
DAC
DAC
INPUT
MUX
ADC
ADC
OUTPUT
MUX
DA0–DA7
Applications
Narrowband/Wideband CDMA Handsets
and PDAs
Fixed/Mobile Broadband Wireless Modems
3G Wireless Terminals
VSAT Modems
DD0–DD9
SERIAL
INTERFACE
AND SYSTEM
CONTROL
DIN
SCLK
CS
Pin Configuration appears at end of data sheet.
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

MAX5866ETM+ Related Products

MAX5866ETM+ MAX5866ETM+T
Description adc / dac multichannel 10-bit 2ch 60msps codec/afe adc / dac multichannel 10-bit 2ch 60msps codec/afe
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Parts packaging code QFN QFN
package instruction HVQCCN, HVQCCN,
Contacts 48 48
Reach Compliance Code compli compli
Factory Lead Time 13 weeks 5 weeks
JESD-30 code S-XQCC-N48 S-XQCC-N48
length 7 mm 7 mm
Humidity sensitivity level 1 1
Number of functions 1 1
Number of terminals 48 48
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Package body material UNSPECIFIED UNSPECIFIED
encapsulated code HVQCCN HVQCCN
Package shape SQUARE SQUARE
Package form CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED
Certification status Not Qualified Not Qualified
Maximum seat height 0.8 mm 0.8 mm
Nominal supply voltage 3 V 3 V
surface mount YES YES
technology CMOS CMOS
Telecom integrated circuit types RF AND BASEBAND CIRCUIT RF AND BASEBAND CIRCUIT
Temperature level INDUSTRIAL INDUSTRIAL
Terminal form NO LEAD NO LEAD
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
width 7 mm 7 mm
How come there is a schematic-style graphical design input method for CPLD/FPGA design?
How come there is a schematic graphic design input method for CPLD/FPGA design? Now I only see VHDL. What tools are used to design it? Can you guys give me some advice and exchange ideas with each oth...
151724 Embedded System
Low price for a batch of 1.8 inch TFT
Brand new 1.8-inch a-Si TFT screen from Taiwan POWERIP, resolution 128X160, S6D0144 driver, supports 8/16-bit data interface, backlight is 2 LED series mode. Provides program, interface definition, dr...
shanyan Buy&Sell
Hercules TMS470 Series Training and Learning Sharing
The overall architecture and usage of TMS470 are described in detail....
anvy178 Microcontroller MCU
iic communication, the host cannot receive relevant data
Problem description: During the master-slave communication process, the host cannot always receive the key value sent when the touch screen is pressed, but can receive the key value sent when it is li...
柯小西 Microchip MCU
Ask about PCI driver development under MPC
I just started working. After my boss let us familiarize ourselves with the development environment, we started to develop the PCI driver for PowerPC. It's difficult. I don't know where to start! Plea...
pcblayout Embedded System
How to get the current status of WIFI?
How can I get the current status of WIFI in WINCE? Thanks!...
vividemon Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2082  242  2440  490  609  42  5  50  10  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号