EEWORLDEEWORLDEEWORLD

Part Number

Search

874208BKILF

Description
clock drivers & distribution clock generator
Categorysemiconductor    Other integrated circuit (IC)   
File Size285KB,19 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

874208BKILF Online Shopping

Suppliers Part Number Price MOQ In stock  
874208BKILF - - View Buy Now

874208BKILF Overview

clock drivers & distribution clock generator

874208BKILF Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategoryClock Drivers & Distributi
RoHSYes
Package / CaseVFQFPN-32
PackagingTube
Factory Pack Quantity490
2.5V Differential LVDS Clock Divider
and Fanout Buffer
874208I
DATA SHEET
General Description
The 874208I is a high-performance differential LVDS clock divider
and fanout buffer. The device is designed for the frequency division
and signal fanout of high-frequency, low phase-noise clocks. The
874208I is characterized to operate from a 2.5V power supply.
Guaranteed output-to-output and part-to-part skew characteristics
make the 874208I ideal for those clock distribution applications
demanding well-defined performance and repeatability. The
integrated input termination resistors make interfacing to the
reference source easy and reduce passive component count. Each
output can be individually enabled or disabled in the high-impedance
state controlled by a I
2
C register. On power-up, all outputs are
enabled.
Features
One differential input reference clock
Differential pair can accept the following differential input
levels: LVDS, LVPECL, CML
Integrated input termination resistors
Eight LVDS outputs
Selectable clock frequency division of ÷1, ÷2, ÷4 and ÷8
Maximum input clock frequency: 500MHz
LVCMOS interface levels for the control inputs
Internal regulator for improved noise immunity
Individual output enable/disabled by I
2
C interface
Output skew: 28ps
Additive Phase Jitter, RMS: 0.168ps (typical), 125MHz
Low additive phase jitter
Full 2.5V supply voltage
Available in Lead-free (RoHS 6) package
-40°C to 85°C ambient operating temperature
Block Diagram
Q0
nQ0
Q1
nQ1
f
REF
Pin Assignment
SDA
FSEL1
ADR0
SCL
V
DD
nIN
VT
IN
32 31 30 29 28 27 26 25
ADR1
GND
Q0
nQ0
Q1
1
2
3
4
5
6
7
8
9
Q2
24
23
22
21
20
19
18
17
10 11 12 13 14 15 16
nQ4
nQ2
nQ3
nQ5
Q3
Q4
Q5
FSEL0
GND
nQ7
Q7
nQ6
Q6
GND
V
DDO
IN
nIN
50
50
÷1, ÷2,
÷4, ÷8
Q2
nQ2
Q3
nQ3
Q4
nQ4
Q5
nQ5
V
T
FSEL[1:0]
Pulldown (2)
nQ1
GND
V
DDO
SDA
SCL
ADR[1:0]
Pullup
Pullup
Pulldown (2)
2
I
2
C
ICS874208I
32 Lead VFQFN
5mm x 5mm x 0.925mm package body
K Package
Top View
8
Q6
nQ6
Q7
nQ7
REVISION A 9/18/14
1
©2014 Integrated Device Technology, Inc.

874208BKILF Related Products

874208BKILF 874208BKILFT
Description clock drivers & distribution clock generator clock drivers & distribution clock generator
Manufacture IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Product Category Clock Drivers & Distributi Clock Drivers & Distributi
RoHS Yes Yes
Package / Case VFQFPN-32 VFQFPN-32
Packaging Tube Reel
Factory Pack Quantity 490 2500
About Serial Communication
I use msp430f169+max3221E, and I downloaded the sample program into it, butthe serial port debugging assistant sent characters but received nothing.I used a multimeter to measure it and found that the...
汪园园 Microcontroller MCU
Help…
I just bought a new computer. I don't know why. Every time I compile a NIOS project, the computer automatically restarts. I can't even reinstall the system. I want to ask, what is the reason? . . Has ...
niuhuang123 Embedded System
Atmel's small reader/writer transponder IDIC is suitable for the new generation of access control ISO cards and key cards
Atmel has introduced its ATA5567 (330 bits) small reader-writer transponder identification integrated circuit ( IDIC ) with unique identification capabilities. This product is optimized for the new ge...
frozenviolet Automotive Electronics
FPGA Basics 2
This will allow you to work with the layout engineer at the beginning of the design process to plan PCB routing, redundancy planning, thermal issues, and signal integrity. FPGA tools may be able to he...
eeleader FPGA/CPLD
1
[i=s]This post was last edited by anrui-2021 on 2021-12-22 11:33[/i]1...
anrui-2021 Analogue and Mixed Signal
EVC listCtrl background transparent
How to make listCtrl transparent (with background image, EVC)...
rissun Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 42  353  2221  593  2644  1  8  45  12  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号