16-Port Serial
RapidIO
®
Switch
Device Overview
The CPS-16, device number 80KSW0002, is a serial RapidIO switch whose
functionality is central to routing packets for distribution among DSPs, proces-
sors, FPGAs, other switches, or any other sRIO-based devices. It may also be
used in serial RapidIO backplane switching. The CPS-16 supports serial
RapidIO packet switching (unicast, multicast, and an optional broadcast) from
any of its 16 input ports to any of its 16 output ports.
◆
Product Brief
80KSW0002
Added Features
–
Configurable for Cut Through or Store And Forward data flow
–
Device configurable through any of sRIO ports, I
2
C, or JTAG
–
Packet Trace/Mirror/Filter. Per-port line rate copy or filter of all
Features
◆
Interfaces - sRIO
–
16 bidirectional serial RapidIO (sRIO) lanes v 1.3
–
Port Speeds selectable: 3.125Gbps, 2.5Gbps, or 1.25Gbps
–
All lanes support short haul or long haul reach for each PHY speed
–
Configurable port count to up to sixteen 1x ports, four 4x ports, or
–
Lanes can be configured as individual non-redundant 1x ports, as
combinations of 1x and 4x ports (ex. twelve 1x ports and one 4x port)
part of a redundant 1x port, or as part of a 4x port
Support for two separate port rates for each quad
Supports standard 4 levels of priority
Error management support
packets matching user compare value. Supports security, sniffing,
and diagnostics.
–
Supports up to 10 simultaneous multicast masks
–
Broadcast support
–
Port Loopback Debug Feature
–
Software assisted error recovery, supporting hot swap
–
Ports may be individually turned off to reduce power
–
PMON counters for monitor and diagnostics. Per input port and
output port counters
–
Serdes physical diagnostic registers
–
Embedded PRBS generation and detection with programmable poly-
nomials support Bit Error Rate (BER) testing
–
0.13um technology
–
Low power dissipation
◆
Package: 324-ball grid array, 19mm x 19mm, 1.0mm ball pitch
–
–
–
◆
Interfaces - I
2
C
–
Provides I
2
C port for maintenance and error reporting
–
Master or Slave Operation
–
Master allows power-on configuration from external ROM
–
Master mode configuration with external image compressing and
checksum
◆
Functional Description
The CPS-16 is optimized for DSP cluster applications at board level. Its main
function is to have a backplane interface which can connect to a backplane
switch or directly to multiple RF cards. On the line card side it can also connect
to multiple ports. It supports up to 16 ports which are configurable as line card, or
backplane ports. It is an end-point free (switch) device in an sRIO network.
The CPS-16 receives packets from up to 16 ports. The CPS-16 offers full
support for normal switching as well as enhanced functions:
1) Normal Switching:
All packets are switched in accordance with standard
serial RapidIO specifications, with packet destination IDs determining how the
packet is routed.
Performance
–
40 Gbps of peak switching bandwidth
–
Non-blocking data flow architecture within each sRIO priority
–
Very low latency for all packet length and load condition
–
Internal queuing buffer and retransmit buffer
–
Standard receiver based physical layer flow control
Block Diagram
Ln0
Ln1
Ln2
Ln3
sRIO
Enhanced
Quad
(up to 4 ports)
sRIO
Enhanced
Quad
(up to 4 ports)
Serial RapidIO Switch
CPS-16
Ln8
Ln9
Ln10
Ln11
Ln4
Ln5
Ln6
Ln7
sRIO
Enhanced
Quad
(up to 4 ports)
Maintenance
&
Error
Management
sRIO
Enhanced
Quad
(up to 4 ports)
Ln12
Ln13
Ln14
Ln15
JTAG
Configuration
I
2
C
1 of 2
©2009
Integrated Device Technology, Inc. All rights reserved.
May 29, 2009
DSC 7141
IDT CPS-16
Three major options exist within this category:
a. Multicast: If a Multicast ID is received, the CPS-16 performs a
multicast as defined in the sRIO multicast registers
b. Unicast: All other operations are performed as specified in sRIO
c. Maintenance packets: As specified by sRIO
The sRIO Switch supports a peak throughput of 40 Gbps which is the line rate
for 16 ports in 1x configuration, each at 2.5 Gbps (3.125 Gbps minus the sRIO-
defined 8b10b encoding), and switches dynamically in accordance with the
packet headers and priorities.
2) Enhanced Functions
Enhanced features are provided for support of system debug. These features
which are optional for the user consist of two major functions:
a. Packet Trace: The Packet Trace feature provides at-speed checking of
the first 160 bits (header plus a portion of any payload) of every incom-
ing packet against user-defined comparison register values. The trace
feature is available on all serial RapidIO ports, each acting indepen-
dently from one another. If the trace feature is enabled for a given port,
every incoming packet is checked for a match against up to 4 compari-
son registers. In the event of a match, either of two possible user
defined actions may take place:
i) not only does the packet route normally through the switch to its
appropriate destination port, but this same packet is replicated and
sent to a “trace port”. The trace port itself may be any of the standard
80KSW0002 Product Brief
serial RapidIO ports. The port used for the trace port is defined by the
user through simple register configuration.
ii) the packet is dropped.
If there is no match, the packets route normally through the switch with
no action taken.
The Packet Trace feature can be used during system bring-up and
prototyping to identify particular packet types of interest to the user. It
might be used in security applications, where packets must be checked
for either correct or incorrect tags in either of the header or payload.
Identified (match) packets are then routed to the trace port for receipt by
a host processor, which can perform an intervention at the software
level.
b. Port Loopback: The CPS-16 offers internal loopback for each port that
may be used for system debug of the high speed sRIO ports. By
enabling loopback on a given port, packets sent to the port’s receiver
are immediately looped back at the physical layer to the transmitter -
bypassing the higher logical or transport layers.
c. Broadcast: Each multicast mask can be configured so that the source
port is included among the destination ports for that multicast operation.
The CPS-16 can be programmed through any one or combination of sRIO,
I
2
C, or JTAG. Note that any sRIO port may be used for programming. The CPS-
16 can also configure itself on power-up by reading directly from ROM over I
2
C
in master mode.
CPS in Support of Baseband and Central Switch Boards, Cellular Base Station
CPU
To/From
TDM based
80KSW0002
WAN/Public
To/From
IP based
Serial RapidIO
DSP
DSP
Figure 1 Application Overview
Note: The CPS-16 provides direct support for backplane connections using the serial RapidIO standard. The addition of an appropriate bridge (e.g., CPRI
↔
sRIO)
allows for further backplane flexibility, accommodating designs based on a wide range of standards such as CPRI, OBSAI, GbE or PCIe.
CORPORATE HEADQUARTERS
6024 Silver Creek Valley Road
San Jose, CA 95138
for SALES:
800-345-7015 or 408-284-8200
fax: 408-284-2775
www.idt.com
for Tech Support:
408-360-1533
Flow-Controlhelp@idt.com
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2 of 2
©2009
Integrated Device Technology, Inc. All rights reserved.
May 29, 2009
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
