EEWORLDEEWORLDEEWORLD

Part Number

Search

2225A10042N2FCB

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.0422uF, 2225,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Download Datasheet Parametric View All

2225A10042N2FCB Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.0422uF, 2225,

2225A10042N2FCB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid882199193
package instruction, 2225
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.0422 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
JESD-609 codee0
length5.7 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance1%
Rated (DC) voltage (URdc)100 V
series225(100,GT10,C0G)
size code2225
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn90Pb10) - with Nickel (Ni) barrier
width6.3 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
MSP430 MCU C Application from Entry to Mastery
[font=Tahoma, Helvetica, SimSun, sans-serif]MSP430 MCU C Application from Entry to Mastery explains in detail the development method of MSP430 MCU C language, effectively helping everyone to learn 430...
Hugo801122 Microcontroller MCU
Can anyone give me a copy of Anritsu's MT8820A manual?
No matter Chinese or English, Chinese is the best. Thank you very much....
cj461 Test/Measurement
Implementation of a Super-resolution Direction Finding Algorithm for Spatial Spectrum Estimation Based on High-speed DSP Series Processors
Spatial spectrum estimation super-resolution is a spatial processing technology with superior spatial parameter (such as azimuth) estimation performance. Spatial spectrum estimation is an important br...
灞波儿奔 DSP and ARM Processors
About the simulation of the median algorithm IP core provided by Quartus
[i=s] This post was last edited by ymdynhz on 2014-5-27 15:00 [/i] Why is there no signal output after adding modelsim? All the libraries that can be added have been added. . Please help me~~...
ymdynhz FPGA/CPLD
I was confused and didn't understand whether the 1.5K USB external pull-up resistor was necessary.
I only use STM32F105 as USB DEVICE. Now I see that the evaluation board of 103 needs DP pull-up,but the documentation seems not to need it .Is it necessary to pull up externally when using USB soft co...
kakashilw stm32/stm8
I would like to ask, what are the functions of D flip-flop, JK flip-flop, T flip-flop, and SR flip-flop respectively?
As the title says: I would like to ask, what are the functions of D flip-flop, JK flip-flop, T flip-flop, and SR flip-flop respectively?...
郑志辉 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 812  2481  1806  2923  1969  17  50  37  59  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号