EEWORLDEEWORLDEEWORLD

Part Number

Search

72V3640L15PFI8

Description
fifo 3.3V IK X 36 supersync II
Categorysemiconductor    Other integrated circuit (IC)   
File Size312KB,46 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

72V3640L15PFI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72V3640L15PFI8 - - View Buy Now

72V3640L15PFI8 Overview

fifo 3.3V IK X 36 supersync II

72V3640L15PFI8 Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategoryFIFO
RoHSN
Supply Voltage - Max3.45 V
Supply Voltage - Mi3.15 V
Package / CaseTQFP-128
PackagingReel
Factory Pack Quantity1000
3.3V HIGH-DENSITY SUPERSYNC™ II 36-BIT FIFO
1,024 x 36, 2,048 x 36
4,096 x 36, 8,192 x 36
16,384 x 36, 32,768 x 36
IDT72V3640, IDT72V3650
IDT72V3660, IDT72V3670
IDT72V3680, IDT72V3690
Zero latency retransmit
Auto power down minimizes standby power consumption
Master Reset clears entire FIFO
Partial Reset clears data, but retains programmable settings
Empty, Full and Half-Full flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags, each flag can
default to one of eight preselected offsets
Selectable synchronous/asynchronous timing modes for Almost-
Empty and Almost-Full flags
Program programmable flags by either serial or parallel means
Select IDT Standard timing (using
EF
and
FF
flags) or First Word
Fall Through timing (using
OR
and
IR
flags)
Output enable puts data outputs into high impedance state
Easily expandable in depth and width
JTAG port, provided for Boundary Scan function (PBGA Only)
Independent Read and Write Clocks (permit reading and writing
simultaneously)
Available in a 128-pin Thin Quad Flat Pack (TQFP) or a 144-pin Plastic
Ball Grid Array (PBGA) (with additional features)
High-performance submicron CMOS technology
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
FEATURES:
Choose among the following memory organizations:
Commercial
IDT72V3640
1,024 x 36
IDT72V3650
2,048 x 36
IDT72V3660
4,096 x 36
IDT72V3670
8,192 x 36
IDT72V3680
16,384 x 36
IDT72V3690
32,768 x 36
Up to 166 MHz Operation of the Clocks
User selectable Asynchronous read and/or write ports (PBGA Only)
User selectable input and output port bus-sizing
- x36 in to x36 out
- x36 in to x18 out
- x36 in to x9 out
- x18 in to x36 out
- x9 in to x36 out
Pin to Pin compatible to the higher density of IDT72V36100 and
IDT72V36110
Big-Endian/Little-Endian user selectable byte representation
5V input tolerant
Fixed, low first word latency
FUNCTIONAL BLOCK DIAGRAM
*Available on the PBGA package only.
WEN
D
0
-D
n
(x36, x18 or x9)
WCLK/WR
*
INPUT REGISTER
LD SEN
OFFSET REGISTER
FF/IR
PAF
EF/OR
PAE
HF
FWFT/SI
PFM
FSEL0
FSEL1
*
ASYW
WRITE CONTROL
LOGIC
RAM ARRAY
1,024 x 36, 2,048 x 36
4,096 x 36, 8,192 x 36
16,384 x 36, 32,768 x 36
FLAG
LOGIC
WRITE POINTER
READ POINTER
BE
IP
BM
IW
OW
MRS
PRS
TCK
*
TRST
*
TMS
**
TDI
*
TDO
CONTROL
LOGIC
BUS
CONFIGURATION
RESET
LOGIC
OUTPUT REGISTER
READ
CONTROL
LOGIC
RT
RM
ASYR
*
RCLK/RD
JTAG CONTROL
(BOUNDARY SCAN)
*
OE
Q
0
-Q
n
(x36, x18 or x9)
REN
*
4667 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync II FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
©
2014 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
OCTOBER 2014
DSC-4667/17
Design of stm32 embedded WEB server
STM32 embedded WEB server design, the web page can already display basic text and tables, but how to add pictures?...
旋转楼梯 stm32/stm8
Why does the PMW period of MSP430FE427A change with stability?
When using MSP430FE427A as TA2 for PMW output, the PMW waveform of TA2 output at pin 45 measured with an oscilloscope is very stable, but it is greatly affected by temperature. If it is heated slightl...
思明 Microcontroller MCU
Introduction to open source soft-core processors
[i=s]This post was last edited by leon1984 on 2014-5-5 13:40[/i] [p=26, null,left][color=#333333][font=Arial]The following content is excerpted from the book "Step by Step - Analysis of the Internal D...
leon1984 FPGA/CPLD
Let's see how to set up this clock tree to output a 50hz pulse.
[i=s] This post was last edited by Santa Claus on 2016-12-29 14:29 [/i] The code used is TIM3 O(∩_∩)O~...
圣诞老爹 Programming Basics
Is there any replacement for ATSAME51J20A?
Does anyone have any recommendations for domestic chips to replace ATSAME51J20A?...
gxxq Domestic Chip Exchange
TMS320C2801 Instruction Manual
...
sdjntl Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1538  1270  2009  1509  2091  31  26  41  43  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号