EEWORLDEEWORLDEEWORLD

Part Number

Search

72V83L20PA

Description
fifo 3.3V dual 2 K X 9 async FI
Categorysemiconductor    Other integrated circuit (IC)   
File Size279KB,12 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

72V83L20PA Online Shopping

Suppliers Part Number Price MOQ In stock  
72V83L20PA - - View Buy Now

72V83L20PA Overview

fifo 3.3V dual 2 K X 9 async FI

72V83L20PA Parametric

Parameter NameAttribute value
ManufactureIDT (Integrated Device Technology)
Product CategoryFIFO
RoHSN
Supply Voltage - Max3.6 V
Supply Voltage - Mi3 V
Package / CaseTSSOP-56
PackagingTray
Factory Pack Quantity34
3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO
DUAL 512 x 9, DUAL 1,024 x 9
DUAL 2,048 x 9, DUAL 4,096 X 9
DUAL 8,192 X 9
IDT72V81
IDT72V82
IDT72V83
IDT72V84
IDT72V85
FEATURES:
The IDT72V81 is equivalent to two IDT72V01 - 512 x 9 FIFOs
The IDT72V82 is equivalent to two IDT72V02 - 1,024 x 9 FIFOs
The IDT72V83 is equivalent to two IDT72V03 - 2,048 x 9 FIFOs
The IDT72V84 is equivalent to two IDT72V04 - 4,096 x 9 FIFOs
The IDT72V85 is equivalent to two IDT72V05 - 8,192 x 9 FIFOs
Low power consumption
— Active: 330 mW (max.)
— Power-down: 18 mW (max.)
Ultra high speed—15 ns access time
Asynchronous and simultaneous read and write
Offers optimal combination of data capacity, small foot print
and functional flexibility
Ideal for bidirectional, width expansion, depth expansion, bus-
matching, and data sorting applications
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
High-performance CMOS™ technology
Space-saving TSSOP package
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
DESCRIPTION:
The IDT72V81/72V82/72V83/72V84/72V85 are dual-FIFO memories that
load and empty data on a first-in/first-out basis. These devices are functional and
compatible to two IDT72V01/72V02/72V03/72V04/72V05 FIFOs in a single
package with all associated control, data, and flag lines assigned to separate
pins. The devices use Full and Empty flags to prevent data overflow and
underflow and expansion logic to allow for unlimited expansion capability in both
word size and depth.
The reads and writes are internally sequential through the use of ring
pointers, with no address information required to load and unload data. Data
is toggled in and out of the devices through the use of the Write (W) and Read
(R) pins.
The devices utilize a 9-bit wide data array to allow for control and parity
bits at the user’s option. This feature is especially useful in data communications
applications where it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (RT) capability that allows for reset
of the read pointer to its initial position when
RT
is pulsed low to allow for
retransmission from the beginning of data. A Half-Full Flag is available in the
single device mode and width expansion modes.
These FIFOs are fabricated using high-speed CMOS technology. They are
designed for those applications requiring asynchronous and simultaneous
read/writes in multiprocessing and rate buffer applications.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(DA
0
-DA
8
)
WA
WRITE
CONTROL
WRITE
POINTER
THREE-
STATE
BUFFERS
RSA
WB
WRITE
CONTROL
WRITE
POINTER
DATA INPUTS
(DB
0
-DB
8
)
RSB
RAM
ARRAY A
512 x 9
1,024 x 9
2,048 x 9
4,096 x 9
8,192 x 9
READ
POINTER
RAM
ARRAY A
512 x 9
1,024 x 9
2,048 x 9
4,096 x 9
8,192 x 9
READ
POINTER
THREE-
STATE
BUFFERS
RA
READ
CONTROL
FLAG
LOGIC
EXPANSION
LOGIC
RESET
LOGIC
READ
CONTROL
FLAG
LOGIC
EXPANSION
LOGIC
RESET
LOGIC
XIA
XOA/HFA
FFA
EFA
DATA
OUTPUTS
(QA
0
-QA
8
)
FLA/RTA
RB
XIB
XOB/HFB
FFB
EFB
DATA
OUTPUTS
(QB
0
-QB
8
)
FLB/RTB
3966 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The AsyncFIFO™ is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
JUNE 2012
DSC-3966/5
©
2012 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
MOS tube selection problem
I want to use a SOT23 MOS tube to drive a 24V/180MA solenoid valve. The maximum power dissipation here is 2.5W, but 24*0.18=4.32W. Is it not enough?...
sky999 PCB Design
3.3V decoder
Can you recommend a 4-16 decoder? The input voltage should be 3.3v, the output should be 3.3v or above, and the chip with fast conversion time is better....
戮默天下 XuanTie RISC-V Activity Zone
RS Decoding Technology in Ethernet Physical Coding Sublayer
[i=s]This post was last edited by jsjsjsj on 2022-11-13 15:35[/i]400G parallel RS decoding related code/documents....
jsjsjsj Integrated technical exchanges
Find the DC voltage output value of the diode
The forward tube voltage drop is 0.7V. How to calculate the DC voltage value of uO?...
LeenO Analog electronics
Hearing aid made with TDA2822
This hearing aid for the deaf is composed of TDA2822 dual-power amplifier integrated circuit plus a small number of peripheral components. Compared with popular machines on the market, it has the char...
LMYBIGBOSS Analog electronics
【Renesas CPK-RA2L1 Development Board】Review - 1: Installing BSP
[i=s]This post was last edited by MianQi on 2022-11-12 20:34[/i]From a user's perspective, the two most important components of E2 Studio are: 1. Flexible Software Package (FSP) , download address: ht...
MianQi Renesas Electronics MCUs

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 497  458  197  2807  730  10  4  57  15  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号