SN74LV373ATPW datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> SN74LV373ATPW

SN74LV373ATPW: DescriptionLatches Octal Transp DType Latch; Categorylogic logic; File Size875KB，17 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74LV373ATPW Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74LV373ATPW	-	-	View	Buy Now

SN74LV373ATPW Overview

Latches Octal Transp DType Latch

SN74LV373ATPW Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP20,.25
Contacts	20
Reach Compliance Code	unknow
Factory Lead Time	1 week
series	LV/LV-A/LVX/H
JESD-30 code	R-PDSO-G20
JESD-609 code	e4
length	6.5 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.016 A
Humidity sensitivity level	1
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP20,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Su	15 ns
propagation delay (tpd)	15 ns
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm

SN74LV373ATPW Related Products

	SN74LV373ATPW	SN74LV373ATDB	SN74LV373ATDBE4	SN74LV373ATRGYR	SN74LV373ATDBG4	SN74LV373ATRGYRG4	SN74LV373ATDBR
Description	Latches Octal Transp DType Latch	Latches Octal Transp DType Latch	Latches Octal Transp DType Latch	Latches Octal Trans D-Type	Latches Octal Transp DType Latch	Latches Octal Transp DType Latch	Latches Octal Trans D Type Latches
Is it lead-free?	Lead free	Lead free	Contains lead	Lead free	Contains lead	Contains lead	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	TSSOP	SSOP	SSOP	QFN	SSOP	QFN	SSOP
package instruction	TSSOP, TSSOP20,.25	SSOP, SSOP20,.3	SSOP, SSOP20,.3	GREEN, PLASTIC, MO-241BC, QFN-20	SSOP, SSOP20,.3	PLASTIC, MO-241BC, QFN-20	SSOP, SSOP20,.3
Contacts	20	20	20	20	20	20	20
Reach Compliance Code	unknow	unknow	unknow	unknow	unknow	unknow	compli
Factory Lead Time	1 week	1 week	-	1 week	-	-	1 week
series	LV/LV-A/LVX/H	-	-	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H	LV/LV-A/LVX/H
JESD-30 code	R-PDSO-G20	-	-	R-PQCC-N20	R-PDSO-G20	R-PQCC-N20	R-PDSO-G20
JESD-609 code	e4	-	-	e4	e4	e4	e4
length	6.5 mm	-	-	4.5 mm	7.2 mm	4.5 mm	7.2 mm
Load capacitance (CL)	50 pF	-	-	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	BUS DRIVER	-	-	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER
MaximumI(ol)	0.016 A	-	-	0.016 A	0.016 A	0.016 A	0.016 A
Humidity sensitivity level	1	-	-	2	1	2	1
Number of digits	8	-	-	8	8	8	8
Number of functions	1	-	-	1	1	1	1
Number of ports	2	-	-	2	2	2	2
Number of terminals	20	-	-	20	20	20	20
Maximum operating temperature	125 °C	-	-	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-	-	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	-	-	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	-	-	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	-	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	-	-	HVQCCN	SSOP	HVQCCN	SSOP
Encapsulate equivalent code	TSSOP20,.25	-	-	LCC20/24,.14X.18,20	SSOP20,.3	LCC20/24,.14X.18,20	SSOP20,.3
Package shape	RECTANGULAR	-	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-	-	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, SHRINK PITCH	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE	SMALL OUTLINE, SHRINK PITCH
method of packing	TUBE	-	-	TAPE AND REEL	TUBE	TAPE AND REEL	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260	-	-	260	260	260	260
power supply	3.3 V	-	-	3.3 V	3.3 V	3.3 V	3.3 V
Prop。Delay @ Nom-Su	15 ns	-	-	15 ns	15 ns	15 ns	15 ns
propagation delay (tpd)	15 ns	-	-	15 ns	15 ns	15 ns	15 ns
Certification status	Not Qualified	-	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	-	-	1 mm	2 mm	1 mm	2 mm
Maximum supply voltage (Vsup)	5.5 V	-	-	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	-	-	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	-	-	5 V	5 V	5 V	5 V
surface mount	YES	-	-	YES	YES	YES	YES
technology	CMOS	-	-	CMOS	CMOS	CMOS	CMOS
Temperature level	AUTOMOTIVE	-	-	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	-	-	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	-	-	NO LEAD	GULL WING	NO LEAD	GULL WING
Terminal pitch	0.65 mm	-	-	0.5 mm	0.65 mm	0.5 mm	0.65 mm
Terminal location	DUAL	-	-	QUAD	DUAL	QUAD	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	-	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	4.4 mm	-	-	3.5 mm	5.3 mm	3.5 mm	5.3 mm

Recommended Resources

Undervoltage delay release circuit b

Universal frequency converter reversible circuit

Compare low frequency active filter circuit diagram

D flip-flop type single pulse generator

Computer motherboard circuit diagram 440GX_07

FM transmitter circuit 03

【Show】Swimming suit exchanged for E coins: I haven't swam since I came to Beijing in 2011. I went rafting a few days ago and suddenly I wanted to swim! So I decided to take some time to swim, but the prerequisite is to have swimming equipment....; lcofjp Talking

Do you know? Powerful domestic MCU integrated development environment--TKStudio IDE integrated development environment: [p=30, 2, center][size=6][color=#ff0000][b]TKStudio IDE Integrated Development Environment[/b][/color][/size][/p] [b][size=5] 2012 Embedded IDE King Returns[/size][/b] [b][size=5] [/size][/b] [b][size...; tiankai001 Download Centre

IC Technology Seminar: Still good [[i] This post was last edited by Bai Ding on 2013-7-18 17:48 [/i]]...; 白丁 FPGA/CPLD

IR2110 is so hot, urgent!!!!!!!!!!!!!!!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i] Question A: The wiring is fine and the heat sink is working, but the IR2110 gets really hot within 2 seconds of being connected....; yuling_1011 Electronics Design Contest

TFT LCD driver: I'm using a TFT color screen called WXCAT35-TG3#001 recently. I wanted to use HDL program to drive it, but there is very little information and I don't understand its working principle. I hope you can...; 1067941083 FPGA/CPLD

【Labview】Labview download address: Maybe newbies still don't know where to download labview, then this post should help you. The complete official download address of labview8.6 [url=http://www.ni.com/labview/family/zhs/]http://www.ni....; 安_然 Test/Measurement

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components