74VHC595D-Q100J datasheet, PDF

Datasheet> All Categories > logic> logic> 74VHC595D-Q100J

74VHC595D-Q100J: Descriptioncounter shift registers 8bit serial-in serial/parallel-out; Categorylogic logic; File Size246KB，22 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

74VHC595D-Q100J Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	74VHC595D-Q100J	-	-	View	Buy Now

74VHC595D-Q100J Overview

counter shift registers 8bit serial-in serial/parallel-out

74VHC595D-Q100J Parametric

Parameter Name	Attribute value
Brand Name	NXP Semiconduc
Maker	NXP
Parts packaging code	SOP
package instruction	3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16
Contacts	16
Manufacturer packaging code	SOT109-1
Reach Compliance Code	unknow
Base Number Matches	1

Preview

Download Datasheet

View All

74VHC595; 74VHCT595

8-bit serial-in/serial-out or parallel-out shift register with

output latches

Rev. 2 — 4 July 2012

Product data sheet

1. General description

The 74VHC595; 74VHCT595 are high-speed Si-gate CMOS devices and are pin

compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with

JEDEC standard No. 7A.

The 74VHC595; 74VHCT595 are 8-stage serial shift registers with a storage register and

3-state outputs. The shift registers have separate clocks.

Data is shifted on the positive-going transitions of the shift register clock input (SHCP).

The data in each register is transferred to the storage register on a positive-going

transition of the storage register clock input (STCP). If both clocks are connected together,

the shift register will always be one clock pulse ahead of the storage register.

The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading.

It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The

storage register has 8 parallel 3-state bus driver outputs. Data in the storage register

appears at the output whenever the output enable input (OE) is LOW.

2. Features and benefits



Balanced propagation delays

All inputs have Schmitt-trigger action

Inputs accept voltages higher than V

Input levels:

The 74VHC595 operates with CMOS input level



The 74VHCT595 operates with TTL input level



ESD protection:



HBM JESD22-A114F exceeds 2000 V



MM JESD22-A115-A exceeds 200 V



CDM JESD22-C101E exceeds 1000 V



Multiple package options



Specified from

40 C

to +85

C

and from

40 C

to +125

C

3. Applications



Serial-to-parallel data conversion



Remote control holding register

74VHC595D-Q100J Related Products

	74VHC595D-Q100J	74VHCT595PW-Q100J	74VHCT595BQ-Q100X
Description	counter shift registers 8bit serial-in serial/parallel-out	counter shift registers 8-bit serial-in/ serial/parallel-out	counter shift registers 8bit serial-in/srl out or parallel-out
Brand Name	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc
Maker	NXP	NXP	NXP
Parts packaging code	SOP	TSSOP	QFN
package instruction	3.90 MM, PLASTIC, MS-012, SOT109-1, SOP-16	4.40 MM, PLASTIC, MO-153, SOT403-1, TSSOP-16	2.50 X 3.50 MM, 0.85 MM HEIGHT, PLASTIC, MO-241, SOT763-1, DHVQFN-16
Contacts	16	16	16
Manufacturer packaging code	SOT109-1	SOT403-1	SOT763-1
Reach Compliance Code	unknow	unknow	unknow
Base Number Matches	1	1	1

Recommended Resources

Bistable flip-flop practical circuit c

40W power amplifier composed of LM3875

Fully automatic contactless AC voltage regulator circuit

Electronic ballast circuit diagram using L6569

Accurate second pulse signal generation circuit

Field output circuit: LA7841

USB transformation of ESP32-S2-Saola-1: The native USB port on ESP32-S2-Saola-1 is not connected to the USB, but only to the pin header. Although it can be used every time with Dupont wire, it is easy to have poor contact, so I want to modi...; dcexpert MicroPython Open Source section

Problems with spwm: When writing a spwm program, I need to make asine table for the program to query.How many degrees should I give a sine value for this table?Does it have something to do with the carrier ratio?...; cakedenny Analogue and Mixed Signal

Computer-aided Design of Ultra-wideband Low-noise Amplifier: Abstract This paper describes the computer-aided design method of ultra-wideband low noise amplifiers, proposes the method and key technology of designing ultra-wideband low noise amplifiers using ord...; JasonYoo Analog electronics

Packing up my things, I sold the development board for nothing!!: If you like it, buy it now! We will ship it by express! Contact QQ: 343675038 Iron Electric: MSP-EXP430FR5739 TI original [out] MSP430 LaunchPad SAMSUNG Slim External DVD Writer SE-s084 C2000 Piccolo ...; wuyanyanke Buy&Sell

Please advise me what knowledge is needed to develop SD card using MSP430 microcontroller.: I can currently use C language, and I only remember a little bit of assembly language. I don't know what other knowledge I need. I hope experts can give me some advice. Thank you~~...; nicat2004 Embedded System

Is there any delay when directly connecting FPGA I/O pins?: If I connect any two I/O pins directly without a buffer in between, is there any delay? The delay of connecting one inverter in between and connecting three inverters should be 3 times different. Why ...; book1 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components