EEWORLDEEWORLDEEWORLD

Part Number

Search

D55342H07B24B9CWPM

Description
Fixed Resistor, Thin Film, 0.25W, 24900ohm, 100V, 0.1% +/-Tol, 50ppm/Cel, Surface Mount, 1206, CHIP
CategoryPassive components    The resistor   
File Size96KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

D55342H07B24B9CWPM Overview

Fixed Resistor, Thin Film, 0.25W, 24900ohm, 100V, 0.1% +/-Tol, 50ppm/Cel, Surface Mount, 1206, CHIP

D55342H07B24B9CWPM Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid145081467196
package instructionCHIP
Reach Compliance Codenot_compliant
ECCN codeEAR99
structureRectangular
JESD-609 codee0
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-65 °C
Package height0.8382 mm
Package length3.2004 mm
Package formSMT
Package width1.6002 mm
method of packingWaffle Pack
Rated power dissipation(P)0.25 W
Rated temperature70 °C
GuidelineMIL-PRF-55342
resistance24900 Ω
Resistor typeFIXED RESISTOR
size code1206
surface mountYES
technologyTHIN FILM
Temperature Coefficient50 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage100 V
E/H (Military M/D55342)
www.vishay.com
Vishay Dale Thin Film
QPL MIL-PRF-55342 Qualified
Thin Film Resistor, Surface-Mount Chip
FEATURES
• Established reliability, “S” and “V” failure rate level
(10 ppm), C = 2
• High purity alumina substrate
• Wraparound termination featuring a tenacious adhesion
layer covered with an electroplated nickel barrier layer for
+150 °C operating conditions
LINKS TO ADDITIONAL RESOURCES
• Very low noise and voltage coefficient
(< -25 dB, 0.5 ppm/V)
• Non-inductive
• Laser-trimmed tolerances ± 0.1 %
• Wraparound resistance less than 0.010
Ω
typical
• In-lot tracking less than 5 ppm/°C
• Complete MIL-testing available in-house
• Antistatic waffle pack or tape and reel packaging available
• Military / aerospace / QPL
D
D
3
3
3D Models
Thin Film Mil chip resistors feature all sputtered wraparound
termination for excellent adhesion and dimensional
uniformity. They are ideal in applications requiring stringent
performance requirements. Established reliability is assured
through 100 % screening and extensive environmental lot
testing.
CONSTRUCTION
Passivation
Resistor Film
Solder
Coating
Nickel Barrier
High Purity
Alumina Substrate
Adhesion Layer
TYPICAL PERFORMANCE
ABSOLUTE
TCR
TOL.
25
0.1
STANDARD ELECTRICAL SPECIFICATIONS
TEST
Material
Resistance Range
TCR: Absolute
Tolerance: Absolute
Stability: Absolute
Stability: Ratio
Voltage Coefficient
Working Voltage
Operating Temperature Range
Storage Temperature Range
Noise
Shelf Life Stability: Absolute
SPECIFICATIONS
Tamelox resistor film (passivated nichrome)
10
Ω
to 6.19 MΩ
± 25 ppm/°C to ± 300 ppm/°C
± 0.1 %, ± 0.25 %, ± 0.5 %, ± 1 %,
± 2 %, 5 %, ± 10 %
ΔR
± 0.02 %
-
0.1 ppm/V
30 V to 200 V
-65 °C to +150 °C
-65 °C to +150 °C
< - 25 dB
ΔR
± 0.01 %
CONDITIONS
-
-
-55 °C to +125 °C
+25 °C
2000 h at +70 °C
-
-
-
-
-
-
1 year at +25 °C
Revision: 15-Nov-2021
Document Number: 60018
1
For technical questions, contact:
thinfilm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
Please correct any Verilog syntax errors!
`timescale 100ps/100psmodule buffer_blocking (out, in);input in;output out;parameter DELAY1 = 103;parameter DELAY2 = 103;always @(in)#DELAY1 out = #DELAY2 in;//这个地方报错,(vlog-2110) Illegal reference to ...
eeleader FPGA/CPLD
Moderator is silent?
Why is the moderator silent? I am very interested in this product!...
superdianzifans DIY/Open Source Hardware
MSP430 ADC12
Curr_Volt = caltmp >> 12; //Curr_Volt = caltmp / 2^n [b] ptr[0] = Curr_Volt / 100; //Hex->Dec conversion t1 = Curr_Volt - (ptr[0] * 100); ptr[2] = t1 / 10; ptr[3] = t1 - (ptr[2] * 10); ptr[1] = 10; //...
zhoupinhua Microcontroller MCU
【FPGA Design Question】About Timing and Combinational Logic
module reg4(clk,rstn,d,q);input [3:0] d;input clk;input rstn;output [3:0] q;reg [3:0] q; always @(rstn or clk)q...
eeleader FPGA/CPLD
I have an idea about English materials
According to some thoughts of xiaoxif in the MCU section, [color=blue]on the 26th floor[/color], [url=https://bbs.eeworld.com.cn/thread-87805-3-1.html]https://bbs.eeworld.com.cn/thread-87805-3-1.html[...
小娜 Analog electronics
About the Notify message of custom window class
I wrote a drawing control that inherits CWnd, and registered CS_DBLCLKS when registering the class, and responded to ON_NOTIFY (NM_DBLCLK, IDC_GRAPH control ID, func response function) in the message ...
mowin Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1544  2067  1663  2409  2712  32  42  34  49  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号