EEWORLDEEWORLDEEWORLD

Part Number

Search

FP2001483831CXDGW

Description
Array/Network Resistor, Isolated, Thin Film, 3830ohm, 0.2% +/-Tol, -50,50ppm/Cel, 3825,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP2001483831CXDGW Overview

Array/Network Resistor, Isolated, Thin Film, 3830ohm, 0.2% +/-Tol, -50,50ppm/Cel, 3825,

FP2001483831CXDGW Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid970050460
Reach Compliance Codecompliant
ECCN codeEAR99
structureFlatpack
JESD-609 codee3
Network TypeIsolated
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.435 mm
Package length9.6 mm
Package formSMT
Package width6.475 mm
method of packingWaffle Pack
resistance3830 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP200
size code3825
technologyTHIN FILM
Temperature Coefficient50 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.2%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
Tip:Unable to start program '%CSIDL_PROGRAM_FILES%\XXXX\XXXX.exe'
In a project, can the program compiled by using MFC in a Static Library run? The program compiled by using MFC in a Shared DLL cannot run. Hint: Unable to start program '%CSIDL_PROGRAM_FILES%\XXXX\XXX...
millercab Embedded System
Picture Learning Series: Resistors
...
qinkaiabc Microcontroller MCU
C6678 power-on timing analysis
The power-on timing of C6678 is shown in the figure below. The timing analysis is as follows:1. All power supplies and clocks are stable (RESET, POR, and RESETFULL signals are initially low).2. Pull u...
fish001 DSP and ARM Processors
Questions about USART
I would like to ask you guys, have you ever encountered a situation where the USART is fine in the debugging state, but the transmission and reception are abnormal after power failure? When I set the ...
suery stm32/stm8
Paid help: Is there anyone who studies inverters?
I am looking for a ghostwriter for thesis on inverters. I only want to write the theoretical knowledge part. The content is simple and the treatment is good. If you are interested, please contact QQ54...
perfectht007 TI Technology Forum
system generator--teaching you how to design Xilinx in MATLAB
[font=Tahoma,]Content Summary[/font] [font=Tahoma,] This book mainly introduces the design process of digital signal processing based on FPGA, discusses the hardware design and implementation of digit...
CMika FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1710  2155  574  1299  2744  35  44  12  27  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号