TLV705185YFPT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Power/power management> The power supply circuit> TLV705185YFPT

TLV705185YFPT: Description200mA Low-Iq Low-Noise Low-Dropout (LDO) Regulator in Ultra-Small 0.8mm x 0.8mm WCSP 4-DSBGA -40 to 125; CategoryPower/power management The power supply circuit; File Size959KB，24 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

TLV705185YFPT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	TLV705185YFPT	-	-	View	Buy Now

TLV705185YFPT Overview

200mA Low-Iq Low-Noise Low-Dropout (LDO) Regulator in Ultra-Small 0.8mm x 0.8mm WCSP 4-DSBGA -40 to 125

TLV705185YFPT Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	BGA
package instruction	VFBGA, BGA4,2X2,16
Contacts	4
Reach Compliance Code	compli
ECCN code	EAR99
Factory Lead Time	12 weeks
Adjustability	FIXED
Nominal dropback voltage 1	0.145 V
Maximum absolute input voltage	6 V
Maximum input voltage	5.5 V
Minimum input voltage	2 V
JESD-30 code	S-XBGA-B4
length	0.77 mm
Maximum grid adjustment rate	0.005%
Humidity sensitivity level	1
Number of functions	1
Output times	1
Number of terminals	4
Working temperatureTJ-Max	125 °C
Operating temperatureTJ-Mi	-40 °C
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Maximum output current 1	0.2 A
Maximum output voltage 1	1.887 V
Minimum output voltage 1	1.813 V
Nominal output voltage 1	1.85 V
Package body material	UNSPECIFIED
encapsulated code	VFBGA
Encapsulate equivalent code	BGA4,2X2,16
Package shape	SQUARE
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
method of packing	TR
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height	0.5 mm
surface mount	YES
technology	CMOS
Terminal form	BALL
Terminal pitch	0.4 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum voltage tolerance	2%
width	0.77 mm

TLV705185YFPT Related Products

	TLV705185YFPT	TLV70534YFPT	TLV705285YFPT	272F-391-HB10W
Description	200mA Low-Iq Low-Noise Low-Dropout (LDO) Regulator in Ultra-Small 0.8mm x 0.8mm WCSP 4-DSBGA -40 to 125	200mA Low-Iq Low-Noise Low-Dropout (LDO) Regulator in Ultra-Small 0.8mm x 0.8mm WCSP 4-DSBGA -40 to 125	200mA Low-Iq Low-Noise Low-Dropout (LDO) Regulator in Ultra-Small 0.8mm x 0.8mm WCSP 4-DSBGA -40 to 125	Fixed Resistor, Wire Wound, 10W, 390ohm, 600V, 3% +/-Tol, 10ppm/Cel,
Is it Rohs certified?	conform to	conform to	conform to	conform to
Reach Compliance Code	compli	compli	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
Number of terminals	4	4	4	2
Maximum operating temperature	125 °C	125 °C	125 °C	350 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-55 °C
Package shape	SQUARE	SQUARE	SQUARE	CYLINDRICAL PACKAGE
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	Axial
method of packing	TR	TR	TR	Bulk
technology	CMOS	CMOS	CMOS	WIRE WOUND
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	-
Is it lead-free?	Lead free	Lead free	Lead free	-
Maker	Texas Instruments	Texas Instruments	Texas Instruments	-
package instruction	VFBGA, BGA4,2X2,16	VFBGA, BGA4,2X2,16	DSBGA-4	-
Factory Lead Time	12 weeks	12 weeks	12 weeks	-
Adjustability	FIXED	FIXED	FIXED	-
Nominal dropback voltage 1	0.145 V	0.145 V	0.145 V	-
Maximum absolute input voltage	6 V	6 V	6 V	-
Maximum input voltage	5.5 V	5.5 V	5.5 V	-
Minimum input voltage	2 V	2 V	2 V	-
JESD-30 code	S-XBGA-B4	S-XBGA-B4	S-XBGA-B4	-
length	0.77 mm	0.776 mm	0.776 mm	-
Maximum grid adjustment rate	0.005%	0.005%	0.005%	-
Humidity sensitivity level	1	1	1	-
Number of functions	1	1	1	-
Output times	1	1	1	-
Working temperatureTJ-Max	125 °C	125 °C	125 °C	-
Maximum output current 1	0.2 A	0.2 A	0.2 A	-
Maximum output voltage 1	1.887 V	3.468 V	2.907 V	-
Minimum output voltage 1	1.813 V	3.332 V	2.793 V	-
Nominal output voltage 1	1.85 V	3.4 V	2.85 V	-
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	-
encapsulated code	VFBGA	VFBGA	VFBGA	-
Encapsulate equivalent code	BGA4,2X2,16	BGA4,2X2,16	BGA4,2X2,16	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	260	-
Certification status	Not Qualified	Not Qualified	Not Qualified	-
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR	-
Maximum seat height	0.5 mm	0.5 mm	0.5 mm	-
surface mount	YES	YES	YES	-
Terminal form	BALL	BALL	BALL	-
Terminal pitch	0.4 mm	0.4 mm	0.4 mm	-
Terminal location	BOTTOM	BOTTOM	BOTTOM	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
Maximum voltage tolerance	2%	2%	2%	-
width	0.77 mm	0.776 mm	0.776 mm	-
JESD-609 code	-	e1	e1	e3
Terminal surface	-	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Matte Tin (Sn)

Recommended Resources

LA4497 power amplifier circuit diagram

STK459 audio IC circuit diagram

MM7120 surface grinder BL1-Y1 disconnection delay element schematic circuit

PPM encoding circuit

Electrostatic spraying high frequency voltage generating circuit

Logarithmic amplifier circuit with temperature compensation

Basic power supply equipment for program-controlled digital communication systems: ...; wzt Power technology

Power factor problem: Dear experts, I have a BUCK circuit with a power factor of only 0.40. I want to increase it to 0.55. How can I do it? The total power is 14W and my input electrolytic is 10UF. I reduced it to 3.3UF, a...; wangguangping Power technology

Can boot_serial be simulated normally using jlink?: Can I simulate normally using boot_serial? My PC stops at 0x6a when I enter and cannot jump into ProcessorInit. It always stops at while((HWREG(UART0_BASE + UART_O_FR) & UART_FR_RXFE)){} in UARTReceiv...; sailbeyond Microcontroller MCU

Introduction to PLD/FPGA Structure and Principles (Part 2): [align=left][color=#000066][b]1. Principle and structure of look-up table [/b][/color][/align] [align=left]PLD chips with this structure can also be called FPGA: such as altera's ACEX, APEX series, xi...; FPGA/CPLD

Reply to everyone's 24Cxx reading and writing questions: See the attachment for ASM and C code examples....; huchuan987 MCU

Magnetic flap level gauge remote transmission circuit 4～20mA: [font=微软雅黑] Can you provide the PCB of 4～20mA remote transmission circuit of magnetic flap level gauge? QQ: 1004529150[/font]...; 白色咖啡厅 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components