SN74CBTLV3857PWR datasheet, PDF

Datasheet> All Categories > logic> logic> SN74CBTLV3857PWR

SN74CBTLV3857PWR: DescriptionDigital Bus Switch ICs LV 10bit FET w/Pldwn; Categorylogic logic; File Size681KB，10 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74CBTLV3857PWR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74CBTLV3857PWR	-	-	View	Buy Now

SN74CBTLV3857PWR Overview

Digital Bus Switch ICs LV 10bit FET w/Pldwn

SN74CBTLV3857PWR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP24,.25
Contacts	24
Reach Compliance Code	unknow
Factory Lead Time	1 week
Other features	TTL COMPATIBLE BUS SWITCH
series	CBTLV/3B
JESD-30 code	R-PDSO-G24
JESD-609 code	e4
length	7.8 mm
Logic integrated circuit type	BUS DRIVER
Humidity sensitivity level	1
Number of digits	10
Number of functions	1
Number of ports	2
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP24,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
propagation delay (tpd)	0.25 ns
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	4.4 mm

SN74CBTLV3857PWR Related Products

	SN74CBTLV3857PWR	74CBTLV3857DBQRE4	SN74CBTLV3857DBQR	74CBTLV3857DBQRG4
Description	Digital Bus Switch ICs LV 10bit FET w/Pldwn	Digital Bus Switch ICs Low-Voltage 10-Bit FET Bus Switch	Digital Bus Switch ICs LV 10bit FET w/Pldwn	Digital Bus Switch ICs Lo-Vltg 10B FET Bus
Is it lead-free?	Lead free	Contains lead	Lead free	Contains lead
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	TSSOP	SOIC	SOIC	SOIC
package instruction	TSSOP, TSSOP24,.25	SSOP, SSOP24,.24	SSOP, SSOP24,.24	SSOP, SSOP24,.24
Contacts	24	24	24	24
Reach Compliance Code	unknow	unknown	unknow	unknown
series	CBTLV/3B	CBTLV/3B	CBTLV/3B	CBTLV/3B
JESD-30 code	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24
JESD-609 code	e4	e4	e4	e4
length	7.8 mm	8.65 mm	8.65 mm	8.65 mm
Logic integrated circuit type	BUS DRIVER	BUS DRIVER	BUS DRIVER	BUS DRIVER
Humidity sensitivity level	1	2	2	2
Number of digits	10	10	10	10
Number of functions	1	1	1	1
Number of ports	2	2	2	2
Number of terminals	24	24	24	24
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	SSOP	SSOP	SSOP
Encapsulate equivalent code	TSSOP24,.25	SSOP24,.24	SSOP24,.24	SSOP24,.24
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260	260	260
power supply	3.3 V	3.3 V	3.3 V	3.3 V
propagation delay (tpd)	0.25 ns	0.25 ns	0.25 ns	0.25 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.75 mm	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.635 mm	0.635 mm	0.635 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	4.4 mm	3.9 mm	3.9 mm	3.9 mm
Other features	TTL COMPATIBLE BUS SWITCH	TTL COMPATIBLE BUS SWITCH	TTL COMPATIBLE BUS SWITCH	-

Recommended Resources

Fiber optic transceiver circuit diagram

PTC three-phase asynchronous motor protection circuit 5

Darlington type phototransistor self-locking photoelectric control relay circuit diagram

Level display circuit diagram

Overcurrent protection circuit diagram a

Two-stage differential amplifier circuit

Ask for the program to measure AC voltage using ADC12 inside msp430: I want a program to measure AC voltage using ADC12 inside msp430. Does anyone know how to calculate AC voltage by integration? Please help! :Cry:...; xujuncheng Microcontroller MCU

About 求余%, 乘* 除/ 电影电影: test_freq[31:0]; base_cnt_reg[31:0]; test_cnt_reg[31:0]; test_freq = 50000000 * test_cnt_reg / base_cnt_reg; test_freq = 50000000 / base_cnt_reg * test_cnt_reg ; What's the difference? These two sente...; wall_e FPGA/CPLD

[Ask TI] How to connect the hardware of Stelleris series ARM chips using SWD: Since the SWD method seems to use two fewer IO ports than the JTAG method for simulation and debugging, I want to keep only the SWD debugging interface for products in the future. After looking at the...; 古道热肠MP3 Microcontroller MCU

Question: How to use IImage in EVC Emulator?: Why does CoCreateInstance fail and return -2147221164 when using IImage in EVC's Emulator? What should I do? First aid! Thank you!...; luoxianbo Embedded System

Simple information about basic electronic knowledge collected for job hunting: I have summarized some written test and interview questions, mostly about digital circuits. I hope you can give me more comments after reading them. [[i] This post was last edited by linda_xia on 2010...; linda_xia Analog electronics

There is a question directly asked - about adding test logic to the logic: Hello, Mr. Xia, I am debugging and want to locate whether there is a problem in the design. Therefore, I added some logic circuits to the original design to check the data I sent. I just added them to...; lisely FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components