EEWORLDEEWORLDEEWORLD

Part Number

Search

2220Y0500824MXTE03

Description
Feed Through Capacitor, 2 Function(s), 50V, EIA STD PACKAGE SIZE 2220
CategoryAnalog mixed-signal IC    filter   
File Size175KB,4 Pages
ManufacturerSyfer
Environmental Compliance
Download Datasheet Parametric View All

2220Y0500824MXTE03 Overview

Feed Through Capacitor, 2 Function(s), 50V, EIA STD PACKAGE SIZE 2220

2220Y0500824MXTE03 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresFLEXICAP TERMINATION
capacitance820000 µF
filter typeFEED THROUGH CAPACITOR
high2.5 mm
Minimum insulation resistance10000 MΩ
JESD-609 codee3
length5.7 mm
Manufacturer's serial numberX2Y
Installation typeSURFACE MOUNT
Number of functions2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
method of packingREEL
physical sizeL5.7XB5.0XH2.5 (mm)/L0.224XB0.197XH0.098 (inch)
Rated voltage50 V
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
width5 mm
Base Number Matches1
Integrated
Passive Components
Balanced Line EMI Chip
X2Y
The Syfer Balanced Line Chip is a 3 terminal EMI chip device. The
revolutionary design provides simultaneous line-to-line and line-to-
ground filtering, using a single ceramic chip. In this way, differential
and common mode filtering are provided in one device. Capable of
replacing 2 or more conventional devices, it is ideal for balanced lines,
twisted pairs and dc motors, in automotive, audio, sensor and other
applications.
These filters can prove invaluable in meeting stringent EMC demands
particularly in automotive applications.
Specifications
Dielectric
Electrical Configuration
Capacitance Measurement
Typical Capacitance Matching
Temperature Rating
Dielectric Withstand Volage
Insulation Resistance
Termination Material
X7R or C0G/NP0
Multiple capacitance
At 1000hr point
Better than 5%
-55°C to 125°C
2.5 x Rated Volts for 5 secs.
Charging current limited to 50mA Max.
100Gohms or 1000s (whichever is the less)
100% matte tin over nickel
L
T
Advantages
Replaces 2 or 3 capacitors with one device
Matched capacitance line to ground on both lines
Low inductance due to cancellation effect
Capacitance line to line
Differential and common mode attenuation
Effects of temperature and voltage variation eliminated
Effect of ageing equal on both lines
High current capability
W
L1
L2
INPUT 1
A
C1
GROUND
C1
C2
A
Applications
Balanced lines
Twisted pairs
EMI Suppression on DC motors
Sensor/transducer applications
Wireless communications
Audio
INPUT 2
B
B
Chip
Size
0603*
0805
1206
1410
1812
2220
L
1.6±0.2 (0.063±0.008)
2.0±0.3 (0.08±0.012)
3.2±0.3 (0.126±0.012)
3.6±0.3 (0.14±0.012)
4.5±0.35 (0.18±0.014)
5.7±0.4 (0.22±0.016)
W
0.8±0.2 (0.03±0.008)
1.25±0.2 (0.05±0.008)
1.60±0.2 (0.063±0.008)
2.5±0.3 (0.1±0.012)
3.2±0.3 (0.126±0.012)
5.0±0.4 (0.2±0.016)
T
0.5±0.15 (0.02±0.006)
1.0±0.15 (0.04±0.006)
1.1±0.2 (0.043±0.008)
2 max. (0.08 max.)
2 max. (0.08 max.)
2.5 max. (0.1 max.)
L1
0.3±0.2 (0.012±0.008)
0.5±0.25 (0.02±0.01)
0.95±0.3 (0.037±0.012)
1.20±0.3 (0.047±0.012)
1.5±0.35 (0.06±0.014)
2.25±0.4 (0.09±0.016)
L2
0.2±0.1 (0.008±0.004)
0.3±0.15 (0.012±0.006)
0.5±0.25 (0.02±0.01)
0.5±0.25 (0.02±0.01)
0.5±0.25 (0.02±0.01)
0.75±0.25 (0.03±0.01)
Recommended Solder Lands
Insertion Loss Characteristics (common mode)
Typical 50 ohm system
80
220nF
4.7nF
2.2nF
1nF
470pF
220pF
100pF
47pF
22pF
B
C
A
Insertion Loss (dB)
60
100nF
47nF
22nF
D
40
10nF
Chip Size
0603*
0805
1206
1410
1812
2220
A
0.6 (0.024)
0.95 (0.037)
1.2 (0.047)
2.05 (0.08)
2.65 (0.104)
4.15 (0.163)
Dimensions mm (inches)
B
C
D
0.6 (0.024) 0.4 (0.016) 0.2 (0.008)
0.9 (0.035) 0.3 (0.012) 0.4 (0.016)
0.9 (0.035) 0.6 (0.024) 0.8 (0.03)
1.0 (0.04) 0.7 (0.028) 0.9 (0.035)
1.4 (0.055) 0.8 (0.03) 1.4 (0.055)
1.4 (0.055) 1.2 (0.047) 1.8 (0.071)
20
0
0.1
1
10
100
1000
Frequency (MHz)
*
The 0603 chip size is a development item. All technical information should
be considered provisional and subject to change. Refer to Sales office.
FILTSMX2Y.ver2
notes

Recommended Resources

Junior students apply for LX9 trial
...
wangzhe330 FPGA/CPLD
Assume ACLK = TACLK = 32768 Hz, MCLK = SMCLK = DCOCLK = 1.048576 MHz, and periodically invert P5.1...
Write the program. I have an open-book final exam this afternoon, but I don't know how to do it. Please help me, experts! ! 1. MSP430F449 uses asynchronous serial communication with ACLK=LFXTI=32768Hz...
yost Microcontroller MCU
Today I figured out what ST's library is (transferred)
I used to not understand why ST wanted to create a library. Today I saw an article like this on the Internet: I finally figured it out. The library is CMSIS.ARM launches Cortex microcontroller softwar...
zhaojun_xf NXP MCU
KW41Z Clock
[i=s] This post was last edited by freebsder on 2017-4-12 16:00[/i] [align=left][size=3] [/size][/align][align=left][size=3] In fact, Freescale's MCU is not complicated, and its tools have always been...
freebsder NXP MCU
About computer interrupt control (IRQ)?
Recently, I have encountered some problems at work that are more like computer hardware and software design. Although it seems a bit simple, I still don’t quite understand it. Please help: In computer...
wj54321 Embedded System
Statement on Altera SoC Exit and Replacement
[color=#808080][font=微软雅黑, Tahoma, 宋体]Hi, everyone. Since the Altera SoC trial event started, there have been two replacements. One was in late March when a netizen voluntarily withdrew from the compe...
EEWORLD社区 FPGA/CPLD

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 14  1447  1286  2418  214  1  30  26  49  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号