EEWORLDEEWORLDEEWORLD

Part Number

Search

87900-170HLF

Description
headers & wire housings
CategoryThe connector   
File Size650KB,8 Pages
ManufacturerFCI [First Components International]
Environmental Compliance  
Download Datasheet Parametric View All

87900-170HLF Online Shopping

Suppliers Part Number Price MOQ In stock  
87900-170HLF - - View Buy Now

87900-170HLF Overview

headers & wire housings

87900-170HLF Parametric

Parameter NameAttribute value
ManufactureFCI
Product CategoryHeaders & Wire Housings
RoHSYes
TypeUnshrouded
Pitch2.54 mm
Number of Positions70
Number of Rows2
Contact GendePin (Male)
Contact PlatingGold/GTX
Housing MaterialThermoplastic
Termination StyleThrough Hole
Mounting Style-
Mounting AngleVertical
Contact MaterialPhosphor Bronze
Current Rating3 A
Flammability RatingUL 94 V-0
Housing Gende-
Insulation Resistance5000 MOhms
Mating Post Length18.29 mm
Operating Temperature Range- 65 C to + 125 C
Factory Pack Quantity100
Termination Post Length3.05 mm
Voltage Rating1.5 kV
PDS: Rev :DH
STATUS:Released
Printed: Oct 29, 2013
How to Establish ModelSim Simulation Environment in XILINX FPGA Development
In the development of FPGA, simulation is essential. However, the simulation tool provided by ISE can only simulate some simple HDL codes , but cannot simulate IP generated by Coregen. In this case, t...
eeleader FPGA/CPLD
【SensorTag】the fivth week: Routine analysis
I have studied the routines in the past few days: Since my topic this time is: Computer Bluetooth switch. So I naturally looked at the KEYS routine. Since the routine is all in English, I finally real...
ddllxxrr Wireless Connectivity
DSP from entry to mastery complete collection
The information is good, but it is in English....
a20061475 DSP and ARM Processors
Ask a question about vxworks config.h file
Why is it that when compiling, adding a component only requires #define INCLUDE_XXXX? Where are these components stored and how are they added to the kernel?...
ldw3 Real-time operating system RTOS
Output distortion of the instrument amplifier with three op amps
The schematic diagram is shown in Figure 1, where J2 is the signal input.Figure 2 Figure 3 is the waveform of the single-ended ground at J2.Figure 4 is the input waveform at J2, which is a three-value...
天天1 Analog electronics
Ultraman Zigbee Reading Diary
[b][size=3][color=rgb(51, 51, 51)][font=宋体]I have been engaged in the development of single-chip microcomputers for several years, mainly using the 8051[/font][/color][color=rgb(51, 51, 51)][font=宋体]c...
Jacktang Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 654  1841  1762  2497  1365  14  38  36  51  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号