EEWORLDEEWORLDEEWORLD

Part Number

Search

35301-0650

Description
headers & wire housings tube packaged for 52 packaged for 5267-NA
CategoryThe connector    The connector   
File Size48KB,2 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet Parametric View All

35301-0650 Overview

headers & wire housings tube packaged for 52 packaged for 5267-NA

35301-0650 Parametric

Parameter NameAttribute value
MakerMolex
Reach Compliance Codeunknown
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact completed and terminatedNOT SPECIFIED
Contact point genderMALE
Contact materialNOT SPECIFIED
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number35301
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.5 mm
Termination typeSOLDER
Total number of contacts6
UL Flammability Code94V-0
Base Number Matches1
This document was generated on 01/16/2013
PLEASE CHECK WWW.MOLEX.COM FOR LATEST PART INFORMATION
Part Number:
Status:
Description:
35301-0650
Active
2.50mm Pitch SPOX™ Wire-to-Board Header, Vertical, Shrouded, Tube Packaged
Version of 5267, 6 Circuits, Tin (Sn) Plating, with Swaged PC Tails
Documents:
3D Model
Drawing (PDF)
Product Specification PS-35301-001 (PDF)
Packaging Specification PK-35301-001 (PDF)
RoHS Certificate of Compliance (PDF)
Series
Agency Certification
CSA
UL
LR19980
E29179
image - Reference only
EU RoHS
ELV and RoHS
Compliant
REACH SVHC
Not Reviewed
Low-Halogen Status
Not Low-Halogen
China RoHS
General
Product Family
Series
Application
Product Name
UPC
PCB Headers
35301
Signal, Wire-to-Board
SPOX™
756054267561
Physical
Breakaway
Circuits (Loaded)
Circuits (maximum)
Color - Resin
Durability (mating cycles max)
First Mate / Last Break
Flammability
Glow-Wire Compliant
Guide to Mating Part
Keying to Mating Part
Lock to Mating Part
Material - Plating Mating
Material - Plating Termination
Material - Resin
Net Weight
Number of Rows
Orientation
PCB Locator
PCB Retention
PCB Thickness - Recommended
Packaging Type
Pitch - Mating Interface
Plating min - Mating
Plating min - Termination
Polarized to Mating Part
Polarized to PCB
Shrouded
Stackable
Surface Mount Compatible (SMC)
Temperature Range - Operating
Termination Interface: Style
No
6
6
Natural
30
No
94V-0
No
No
None
Yes
Tin
Tin
Nylon
0.531/g
1
Vertical
No
Yes
1.60mm
Tube
2.50mm
4.064µm
4.064µm
Yes
No
Partial
No
No
-40°C to +105°C
Through Hole
Need more information on product
environmental compliance?
Email productcompliance@molex.com
For a multiple part number RoHS Certificate of
Compliance, click here
Please visit the Contact Us section for any
non-product compliance questions.
Search Parts in this Series
35301Series
Mates With
5264 SPOX™ Wire-to-Board Crimp
Housing, 42219 SPOX™ IDT Receptacle
Housing
Electrical
Current - Maximum per Contact
3A
Ask a question about driving LED
I use the PWM output of the microcontroller to drive two LEDs alternately, because I don't want to use DA. One of the LEDs requires a voltage of 2.4V to light up, and the other requires 1.5V. How can ...
beijilang5 Embedded System
The circuit exploded, haha
Today, a customer came from Japan and brought a circuit board to Shenzhen for debugging. I looked at the circuit diagram and saw that the ground of the 5V power supply and the 220V are the same ground...
jxb01033016 Talking
Is the clock constraint hold of ispLEVER handled the same as that of xilinx?
In the tutorial of ispLEVER , there is no instruction on how to deal with the clock constraint hold in the spreadsheet . It is always blank. Question: 1/ Is the clock constraint hold of ispLEVER handl...
eeleader FPGA/CPLD
How to use VS2005 to develop applications running on winCE5.0
How to use VS2005 to develop applications running on winCE5.0...
zjl2050 Embedded System
Help solve vhdl:quartus7.2 problem encountered when running if..genarate
本人在quartus7.2运行如下vhdl代码: library ieee;use ieee.std_logic_1164.all;entity shift isgeneric (len:integer);port(a,clk:in std_logic;b:out std_logic);end shift;architecture behav of shift iscomponent dffpor...
kittenqq Embedded System
Thinking about whether the result of FPGA compilation can be converted into source code?
1. Can the .POF and .SOF files compiled by FPGA be converted to VHDL or VERILOG? Or can the .JED files compiled by XILINX be converted to VHDL or VERILOG? I think if this problem can be reversed, it s...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1320  1069  835  2392  1429  27  22  17  49  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号