EEWORLDEEWORLDEEWORLD

Part Number

Search

75160-102R03LF

Description
headers & wire housings bergstik
CategoryThe connector   
File Size108KB,2 Pages
ManufacturerFCI [First Components International]
Environmental Compliance  
Download Datasheet Parametric View All

75160-102R03LF Online Shopping

Suppliers Part Number Price MOQ In stock  
75160-102R03LF - - View Buy Now

75160-102R03LF Overview

headers & wire housings bergstik

75160-102R03LF Parametric

Parameter NameAttribute value
ManufactureFCI
Product CategoryHeaders & Wire Housings
RoHSYes
TypeUnshrouded
Pitch2.54 mm
Contact GendePin (Male)
Contact PlatingGold
Housing MaterialThermoplastic
Termination StyleThrough Hole
Mounting Style-
Contact MaterialPhosphor Bronze
Current Rating3 A
Insulation Resistance5000 MOhms
Mating Post Length5.84 mm
PackagingBulk
Factory Pack Quantity1000
Termination Post Length3.43 mm
Voltage Rating1.5 kV
PDM: Rev:BU
STATUS:
Released
Printed: Jun 03, 2008
.
I have some experience with the problems I encountered when writing a matrix keyboard, but there are still some things I don’t understand. I would like to ask for help from an expert.
At the beginning, no matter how we wrote, there were problems with PD0 and PD1. Later we found out that PD0 and PB6 are connected together, and PD1 and PB7 are connected together. We used PB6 and PB7 ...
Laplacetwo Microcontroller MCU
AD10 cannot import Auto CAD files, how to solve it
When importing Auto CAD files, the file suffix shown in the picture below appears, and there is only this one. Please tell me how to set it so that I can import Auto CAD files. Thank you!...
Ashley_Zhai PCB Design
WINCE automatically runs application program when booting
Problem with automatic application running on WINCE startup I tried to make my application (MyApp.exe) automatically run on startup according to the following method, but it was unsuccessful. After st...
happywar Embedded System
Remote system upgrade
[b][font=楷体,楷体_GB2312][size=5]When updating the FPGA remotely via the network port, what file format should be written to the EPCs? [/size][/font][/b]...
hzwhg001 FPGA/CPLD
Please explain the meaning of the third sentence below
[size=5]Datain: in std_logic; signal Data_Buf: std_logic_vector(15 downto 0); Data_Buf <= Data_Buf(Data_Buf'high - 1 downto 0) & Datain; I don't understand vhdl language, please help me explain the ab...
kready FPGA/CPLD
LM3886 Power Amplifier PCB and Schematic
LM3886 Power Amplifier PCB and Schematic...
hesoka Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1007  248  1811  2254  153  21  5  37  46  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号