Silicon Delay Line, Programmable, 1-Func, 255-Tap, True Output, CMOS, PDIP16, DIP-16
| Parameter Name | Attribute value |
| Is it lead-free? | Lead free |
| Is it Rohs certified? | conform to |
| Parts packaging code | DIP |
| package instruction | DIP-16 |
| Contacts | 16 |
| Reach Compliance Code | compliant |
| series | 3D |
| Input frequency maximum value (fmax) | 77 MHz |
| JESD-30 code | R-PDIP-T16 |
| length | 19.305 mm |
| Logic integrated circuit type | SILICON DELAY LINE |
| Number of functions | 1 |
| Number of taps/steps | 255 |
| Number of terminals | 16 |
| Maximum operating temperature | 85 °C |
| Minimum operating temperature | -40 °C |
| Output polarity | TRUE |
| Package body material | PLASTIC/EPOXY |
| encapsulated code | DIP |
| Encapsulate equivalent code | DIP16,.3 |
| Package shape | RECTANGULAR |
| Package form | IN-LINE |
| Peak Reflow Temperature (Celsius) | NOT SPECIFIED |
| power supply | 5 V |
| Maximum supply current (ICC) | 5 mA |
| programmable delay line | YES |
| Prop。Delay @ Nom-Sup | 74.25 ns |
| Certification status | Not Qualified |
| Maximum seat height | 4.58 mm |
| Maximum supply voltage (Vsup) | 5.25 V |
| Minimum supply voltage (Vsup) | 4.75 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | NO |
| technology | CMOS |
| Temperature level | INDUSTRIAL |
| Terminal form | THROUGH-HOLE |
| Terminal pitch | 2.54 mm |
| Terminal location | DUAL |
| Maximum time at peak reflow temperature | NOT SPECIFIED |
| width | 7.62 mm |
| Base Number Matches | 1 |
京公网安备 11010802033920号
EEWORLD
