DSC510-051244KI0T datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> DSC510-051244KI0T

DSC510-051244KI0T: DescriptionOTHER CLOCK GENERATOR; CategoryThe embedded processor and controller Microcontrollers and processors; File Size684KB，10 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric View All

DSC510-051244KI0T Overview

OTHER CLOCK GENERATOR

DSC510-051244KI0T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microchip
package instruction	HVQCCN,
Reach Compliance Code	compliant
ECCN code	EAR99
Is Samacsys	N
Other features	ELIMINATED THE EXT QUARTZ CRYSTAL AND USED MEMS CLOCK GENERATORS AS EXT CLOCK
JESD-30 code	R-XQCC-N20
length	5 mm
Humidity sensitivity level	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	460 MHz
Package body material	UNSPECIFIED
encapsulated code	HVQCCN
Package shape	RECTANGULAR
Package form	CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Filter level	AEC-Q100
Maximum seat height	0.9 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	2.25 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	3.2 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Preview

Download Datasheet

View All

DSC510-05

Crystal-less™ Four Output LAN Clock Generator

General Description

The DSC510-05 is a Crystal-less™, four

output clock generator that implements

Discera’s

proven

PureSilicon™

MEMS

technology.

The devices implements

proven silicon MEMS technology to provide

excellent jitter and stability over a wide

range of supply voltages and temperatures.

By eliminating the external quartz crystal,

MEMS

clock

generators

significantly

enhance reliability and accelerate product

development, while meeting stringent clock

performance criteria for a variety of

communications, storage, and networking

applications.

DSC510-05 has an Output Enable / Disable

feature allowing it to disable all outputs

when OE1 and OE2 are low. Each output

enable pin controls one of the two banks of

synchronous clocks. See the OE function

table 1 for more detail.

The device is

available in a 20 pin QFN. Additional output

formats are in any combination of LVPECL,

LVDS, LVCMOS and HCSL.

Features



Four 25MHz LVPECL Clocks



Available Output Formats:

HCSL, LVPECL, LVCMOS, or LVDS

Mixed Outputs: LVPECL/HCSL/LVDS/CMOS

Ext. Industrial: -40° to 105° C

Industrial: -40° to 85° C

Ext. commercial: -20° to 70° C



Wide Temperature Range



Supply Range of 2.25 to 3.6 V



Low Power Consumption

30% lower than competing devices

Qualified to MIL-STD-883

20 QFN



Excellent Shock & Vibration Immunity



Available Footprints:



Lead Free & RoHS Compliant



Short Lead Time: 2 Weeks



AEC-Q100 Automotive Qualified



Block Diagram

Applications



Communications/Networking

Ethernet/ LAN PHY

1G, 10GBASE-T/KR/LR/SR, and FcoE

Routers and Switches

Gateways, VoIP, Wireless AP’s

Passive Optical Networks

Clk0+/-, Clk1+/-, Clk2 +/- and Clk3 +/- are

25MHz clocks for LAN applications. For other

frequencies, please contact the factory.

_____________________________________________________________________________________________________________________________ _________________

DSC510-05

Page 1

Recommended Resources

Solar lawn light circuit

Voltage type leakage protection circuit

Feedback signal parallel synthesis

Complementary symmetrical OTL circuit

Natural wind timing generator circuit

TA7x x xP remote control transmitter

Why do you want to learn technology?: I will quit my job in the middle of next month, and then travel for half a month, and then go to another city to find a job. I have been working for nearly a year since I graduated last year. The firs...; 虚V界 Talking about work

【3D Printer】Almost DIY in Taiwan: [i=s]This post was last edited by ljj3166 on 2017-3-17 16:16[/i] Last year, I got a 3D printer from @cardin6, which is called "Princess Maradon". Due to some reasons, it has been gathering dust for ne...; ljj3166 Creative Market

Questions about CC2538 and zstack: When will CC2538 be released? Will ZStack support ZigBee Health Care?...; 候鸟 Microcontroller MCU

Apply for samples + It seems that there are no DSP samples available for application.: ADI's DSP is generally not available for application, for example, the $2 BF592. Why is that?...; wyzamazon ADI Reference Circuit

[Project Source Code] How to forcefully delete the device driver when a device driver conflict causes a blue screen: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 FPGA/CPLD

6410JPEG hard decoding: When I call the 6410JPEG hard decoding function, the image resolution is greater than 2048*1536, and the decoding fails. I checked the DataSheet and it says it supports 4096*4096, but I don't know wha...; renmingcan Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components