DS1845E-010 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> DS1845E-010

DS1845E-010: DescriptionDigital Potentiometer, 2 Func, 10000ohm, 2-wire Serial Control Interface, 256 Positions, PDSO14, 0.173 INCH, TSSOP-14; CategoryAnalog mixed-signal IC converter; File Size209KB，14 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html

Download Datasheet Parametric View All

DS1845E-010 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DS1845E-010	-	-	View	Buy Now

DS1845E-010 Overview

Digital Potentiometer, 2 Func, 10000ohm, 2-wire Serial Control Interface, 256 Positions, PDSO14, 0.173 INCH, TSSOP-14

DS1845E-010 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Maxim
Parts packaging code	TSSOP
package instruction	0.173 INCH, TSSOP-14
Contacts	14
Reach Compliance Code	not_compliant
ECCN code	EAR99
Factory Lead Time	1 week
Is Samacsys	N
Other features	NONVOLATILE MEMORY; OTHER RESISTOR VALUE IS 10000 OHM; IT CAN ALSO OPERATE FROM A 5V SUPPLY
Nominal bandwidth	1 kHz
control interface	2-WIRE SERIAL
Converter type	DIGITAL POTENTIOMETER
JESD-30 code	R-PDSO-G14
JESD-609 code	e0
length	5 mm
Humidity sensitivity level	1
Number of functions	2
Number of positions	256
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240
power supply	3/5 V
Certification status	Not Qualified
resistance law	LINEAR
Maximum resistor tolerance	20%
Maximum resistor terminal voltage	3.5 V
Minimum resistor terminal voltage	-0.5 V
Maximum seat height	1.1 mm
Nominal supply voltage	3 V
surface mount	YES
Nominal temperature coefficient	30 ppm/°C
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	20
Nominal total resistance	10000 Ω
width	4.4 mm
Base Number Matches	1

Preview

Download Datasheet

View All

DS1845

Dual NV Potentiometer

and Memory

www.maxim-ic.com

FEATURES

Two linear taper potentiometers

DS1845-010 one 10k, 100 position &

one 10k, 256 position

DS1845-050 one 10k, 100 position &

one 50k, 256 postition

DS1845-100 one 10k, 100 position &

one 100k, 256 position

256 bytes of EEPROM memory

Access to data and potentiometer control via

an I

C compatible 2-wire interface

External Write Enable pin to protect data and

potentiometer settings

Nonvolatile wiper storage

Operates from 3V or 5V supplies

Packaging: Flip Chip Package, 16-ball

CSBGA, 14-pin TSSOP

Industrial operating temperature: -40ºC to

+85ºC

SDA

SCL

GND

Vcc

14-Pin TSSOP (173 mil)

Top View

16-Ball CSBGA (4mm x 4mm)

14-Pin Flip Chip (100-mil x 100-mil) (Not

Shown)

DESCRIPTION

The DS1845 Dual NV Potentiometer and Memory consists of one 100-position linear taper

potentiometer, one 256-position linear taper potentiometer, 256 bytes of EEPROM memory, and a 2-wire

interface. The device provides an ideal method for setting bias voltages and currents in control

applications using a minimum of circuitry. The EEPROM memory allows a user to store configuration

or calibration data for a specific system or device as well as provide control of the potentiometer wiper

settings. Any type of user information may reside in the first 248 bytes of this memory. The next two

addresses of EEPROM memory are for potentiometer settings. Access to this EEPROM is via an

industry standard 2-wire bus. The wiper position of the DS1845, as well as EEPROM data, can be

hardware write-protected using the Write Protect (WP) input pin. Up to eight DS1845s can be installed

on a single 2-wire bus. Access to an individual device is achieved by using a device address that is

determined by the logic levels of address pins A0 though A2. Additionally, the DS1845 will operate

from 3 volt or 5 volt supplies. Three package options are available: Flip Chip Package, 16-ball CSBGA

and 14-pin TSSOP.

1 of 14

011006

DS1845

2-Wire Interface Reset:

After any interruption in protocol, power loss, or system reset, the following

steps reset the DS1845.

1. Clock up to nine cycles.

2. Look for SDA high in each cycle while SCL is high.

3. Create a start condition while SDA is high.

Device Addressing:

The DS1845 must receive an 8-bit device address word following a start condition

to enable a specific device for a read or write operation. The address word is clocked into the DS1845

MSB to LSB. The address word consists of Ah (1010) followed by A2, A1, and A0 then the R/W

(READ/WRITE) bit. If the R/W bit is high, a read operation is initiated. The R/W is low, a write

operation is initiated. For a device to become active, the values of A2, A1 and A0 must be the same as

the hard-wired address pins on the DS1845. Upon a match of written and hard-wired addresses, the

DS1845 will output a zero for one clock cycle as an acknowledge. If the address does not match the

DS1845 returns to a low-power mode.

Write Operations:

After receiving a matching address byte with the R/W bit set low, the device goes

into the write mode of operation. The master must transmit an 8-bit EEPROM memory address to the

device to define the address where the data is to be written. After the reception of this byte, the DS1845

will transmit a zero for one clock cycle to acknowledge the receipt of the address. The master must then

transmit an 8-bit data word to be written into this address. The DS1845 will again transmit a zero for one

clock cycle to acknowledge the receipt of the data. At this point the master must terminate the write

operation with a stop condition. The DS1845 then enters an internally timed write process t

to the

EEPROM memory. All inputs are disabled during this byte write cycle.

The DS1845 is capable of an 8-byte page write. A page write is initiated the same way as a byte write,

but the master does not send a stop condition after the 1

byte. Instead, after the slave acknowledges

receipt of the data byte, the master can send up to seven more bytes using the same nine-clock sequence.

The master must terminate the write cycle with a stop condition or the data clocked into the DS1845 will

not be latched into permanent memory.

Acknowledge Polling:

Once the internally-timed write has started and the DS1845 inputs are disabled,

acknowledge polling can be initiated. The process involves transmitting a start condition followed by the

device address. The R/W bit signifies the type of operation that is desired. The read or write sequence

will only be allowed to proceed if the internal write cycle has completed and the DS1845 responds with a

zero.

Read Operations:

After receiving a matching address byte with the R/W bit set high, the device goes

into the read mode of operation. There are three read operations: current address read, random read and

sequential address read.

4 of 14

DS1845

CURRENT ADDRESS READ

The DS1845 has an internal address register that maintains the address used during the last read or write

operation, incremented by one. This data is maintained as long as V

is valid. If the most recent

address was the last byte in memory, then the register resets to the first address. This address stays valid

between operations as long as power is available.

Once the device address is clocked in and acknowledged by the DS1845 with the R/W bit set to high, the

current address data word is clocked out. The master does not respond with a zero, but does generate a

stop condition afterwards.

RANDOM READ

A random read requires a dummy byte write sequence to load in the data word address. Once the device

and data address bytes are clocked in by the master, and acknowledged by the DS1845, the master must

generate another start condition. The master now initiates a current address read by sending the device

address with the read/write bit set high. The DS1845 will acknowledge the device address and serially

clocks out the data byte.

SEQUENTIAL ADDRESS READ

Sequential reads are initiated by either a current address read or a random address read. After the master

receives the first data byte, the master responds with an acknowledge. As long as the DS1845 receives

this acknowledge after a byte is read, the master may clock out additional data words from the DS1845.

After reaching address FFh, it resets to address 00h.

The sequential read operation is terminated when the master initiates a stop condition. The master does

not respond with a zero.

For a more detailed description of 2-wire theory of operation, refer to the following section.

2-WIRE SERIAL PORT OPERATION

The 2-wire serial port interface supports a bi-directional data transmission protocol with device

addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as

a receiver. The device that controls the message is called a “master.” The devices that are controlled by

the master are “slaves.” The bus must be controlled by a master device that generates the serial clock

(SCL), controls the bus access, and generates the START and STOP conditions. The DS1845 operates as

a slave on the two-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.

The following I/O terminals control the 2-wire serial port: SDA, SCL, A0, A1, A2. Timing diagrams for

the 2-wire serial port can be found in Figures 2 and 3. Timing information for the 2-wire serial port is

provided in the AC Electrical Characteristics table for 2-wire serial communications.

The following bus protocol has been defined:

Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in

the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy:

Both data and clock lines remain HIGH.

5 of 14

Recommended Resources

Assembly line outage monitoring circuit

Balanced constant current output circuit with good balance and wide current selection range

Protection circuit diagram using Zener diode VDW1

Vehicle anti-theft alarm circuit

0～20v, 1A regulated power supply circuit

The difference between SLC, eSLC, MLC and eMLC: As the main component of SSD, NAND flash memory often has two types: SLC and MLC. There are even eSLC and eMLC. Now let's talk about the difference between them. SLC stands for single-level cell; MLC ...; 白丁 FPGA/CPLD

【Xia Chedan】I want to DIY an underground metal detector and collect some detection methods: After checking some information and with the help of @eric_wang, I summarized the following methods. I don’t know if they will work. I want to do some experiments to see. [url]https://bbs.eeworld.com....; littleshrimp Integrated technical exchanges

【KW41Z Design Contest】Thread Preliminary Play: KW441Z supports both thread and ble, which makes me excited. This is my first time to use thread, and I have been reading about it for quite some time. I may still have only a limited understanding of...; shinykongcn NXP MCU

When debugging a program in axd, can I only set breakpoints in the main function?: I don't think it should happen, but I can't set breakpoints in other files....; koalaping Embedded System

[Repost] Vista's first major vulnerability exposed, many websites implanted with related viruses: The Vista operating system, which is highly expected to have security, recently revealed its first major vulnerability. On March 29, Rising Anti-Virus experts found that hackers have begun to exploit ...; SuperStar515 Embedded System

Who can give some advice--the specific functions that the filter circuit needs to complete: This is my first time participating in a circuit design competition. I hope you can give me some pointers. I would be very grateful....; htjsmhj Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components