EEWORLDEEWORLDEEWORLD

Part Number

Search

2102436-1

Description
FORTIS LRM, RIGHT ANGLE HEADER DIFF PAIR
CategoryThe connector    The connector   
File Size416KB,2 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Environmental Compliance
Download Datasheet Parametric View All

2102436-1 Online Shopping

Suppliers Part Number Price MOQ In stock  
2102436-1 - - View Buy Now

2102436-1 Overview

FORTIS LRM, RIGHT ANGLE HEADER DIFF PAIR

2102436-1 Parametric

Parameter NameAttribute value
Brand NameTE Connectivity
Is it Rohs certified?conform to
MakerTE Connectivity
Reach Compliance Codecompliant
Factory Lead Time26 weeks 4 days
Is SamacsysN
Other featuresSHIELDED
Connector typeBOARD CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialNOT SPECIFIED
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded9
OptionsGENERAL PURPOSE
Terminal pitch1.9 mm
Termination typePRESS FIT
Total number of contacts90
Base Number Matches1
8
THIS DRAWING IS UNPUBLISHED.
RELEASED FOR PUBLICATION
ALL RIGHTS RESERVED.
7
20
6
5
4
3
LOC
2
DIST
1
REVISIONS
P
LTR
DESCRIPTION
DATE
DWN
APVD
C
COPYRIGHT
20
-
-
D
REV PER ECO 14-018436
12-8-14
CT
DH
-P-
0.470
REF
4
FINISHED HOLE SIZE
D
-L-
6
D
6
12.25
REF
10.75
3
11.20
REF
1.40
9x
C
8.55
17.10
REF
3
1.90
10x
C
2102436-1, 2102436-3
19.20
( 14 )
4.25
5.60
19.00
1.90
RECOMMENDED PC BOARD LAYOUT
COMPONENT SIDE SHOWN
SCALE
10:1
= SIGNAL
= GROUND
5
GROUND SHIELD
UNDER KAPTON
TAPE
1
B
2
MATERIAL:
CONTACT AND SHIELD: COPPER ALLOY
HOUSING AND CHICKLET: LCP, COLOR: BLACK
TAPE: POLYIMIDE FILM WITH SILICONE ADHESIVE
FINISH:
CONTACT: MATING AREA: 1.27µm MIN GOLD OVER
1.27µm MIN NICKEL
COMPLIANT PIN: 0.5µm MIN MATTE TIN OVER
1.27µm MIN NICKEL
SHIELD: 1.27µm MIN NICKEL
DIMENSION APPLIES TO CENTERLINE OF THRU HOLE
PER APPLICATION SPEC 114-13267 MANUFACTURING TOLERANCES FOR
n 0.46±.06 FINISHED HOLE WITH SnPb PLATING
DRILLED HOLE = n 0.55±.025
Cu PLATING = 0.038±0.013
SnPb PLATING = 0.008±0.004
OR
n 0.47±.055 FINISHED HOLE WITH OUT SnPb PLATING
DRILLED HOLE = n 0.55±.025
Cu PLATING = 0.038±0.013
GROUNDS ARE CONNECTED THROUGH GROUNDING SHIELD.
NOT APPLY TO SINGLE ENDED MODULE.
SEE PRINT 2102427-1 FOR DIMENSIONS
FINISH:
CONTACT: MATING AREA: 1.27µm MIN GOLD OVER
1.27µm MIN NICKEL
COMPLIANT PIN: 0.5µm MIN BRIGHT TIN LEAD OVER
1.27µm MIN NICKEL
SHIELD: 1.27µm MIN NICKEL
GROUNDS DO
15.53
B
( 10.8 )
16.15
1.60
3
4
2.20
1.40
1.70
11.20
6.34
CONTACT A1
ROW A
7
7
2
2
SINGLE ENDED
DIFFERENTIAL PAIR
SINGLE ENDED
DIFFERENTIAL PAIR
DESCRIPTION
10MAR2011
-
-
NAME
2102436-4
2102436-3
2102436-2
2102436-1
PART
NUMBER
A
5
6
7
A
FINISH
THIS DRAWING IS A CONTROLLED DOCUMENT.
DIMENSIONS:
TOLERANCES UNLESS
OTHERWISE SPECIFIED:
DWN
CHK
D. BELACK
K. MILLER
K. THACKSTON
108-2409
TE Connectivity
mm
APVD
MATERIAL
0 PLC
1 PLC
2 PLC
3 PLC
4 PLC
ANGLES
FINISH
-
0.13
0.10
-
-
PRODUCT SPEC
APPLICATION SPEC
1
4805 (3/11)
SEE TABLE
WEIGHT
114-13267
CUSTOMER DRAWING
~
12.08
g
A1
00779
SIZE
CAGE CODE
Fortis Zd, METAL SHELL LRU,
RIGHT ANGLE HEADER, MODULE
-
DRAWING NO
RESTRICTED TO
2102436
SCALE
1:1
SHEET
1
OF
2
REV
-
D
Show the process of WEBENCH design + design a USB charger using the Easy Power Design tool
SIMPLE SWITCHER is called Easy Power Supply in Chinese. As the name suggests, it is a very easy-to-control power chip. Compared with the previous separate solutions, SIMPLE SWITCHER's new solution is ...
azhiking Analogue and Mixed Signal
Looking for books about sd cards and disk storage
I am a beginner in MSP430 and I am just getting started. Since the project I am going to do is about the storage under the MSP430 platform, the storage medium is generally an SD card, so I want to fin...
pp1573 Microcontroller MCU
Urgent question: Why can't I receive data normally when using Winsock?
I wrote the server and client by myself. The header file includes winsock2.h and the library uses Ws2.lib. The client can send messages normally and the server can receive messages, but it cannot rece...
huaao2008 Embedded System
Learn FPGA from Teacher Xia (4) Two different assignment statements in Verilog
[flash]http://www.tudou.com/v/MDn-cdNpNoI/v.swf[/flash]...
soso FPGA/CPLD
Show a very low exposed point
[i=s]This post was last edited by ljj3166 on 2015-6-9 20:23[/i] Please call the original poster the title person[b]This post will discuss some nipple exposure issues (administrator, please do not dele...
ljj3166 Microcontroller MCU
RF Design
RF Design...
jayson RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2777  1056  1599  2646  1973  56  22  33  54  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号