EEWORLDEEWORLDEEWORLD

Part Number

Search

530AA1248M00DG

Description
LVPECL Output Clock Oscillator, 1248MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530AA1248M00DG Overview

LVPECL Output Clock Oscillator, 1248MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1248M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1248 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Wince gprs dial-up connection, the number cannot be dialed after adding the CGDCONT command
I set up a dial-up connection on the wince6.0 board, set the baud rate, etc., connected to the network, and dialed. But if I want to specify the cmnet network, add "AT+CGDCONT=1,"IP","CMNET"" in the a...
lai30540 Embedded System
Urgent~~ I need a graduation thesis on microcontroller alarm sound design - preferably a more complete one - thank you all--!
I'm looking for a graduation thesis on the design of alarm sound for a single chip microcomputer. It's best to be complete. Thank you all! I need it urgently. I can't write it myself. Can any brothers...
biaolove77 MCU
Can the AD conversion input voltage be greater than the reference voltage?
Can the AD conversion input voltage be greater than the reference voltage? AD comes with automatic gain control PGA, which can be programmed to 0.5, 1,,,, the reference voltage is internal 2.4V, and t...
Feeling_atHome Microcontroller MCU
Start debugging the touch screen
Today I started to debug the touch screen with 44b0. I simulated the timing of ILI9320 first. After reading its PDF, I felt that there should be no problem with the timing. I first wrote the register ...
张无忌1987 Embedded System
LM3S811-ND, Keil simulation cannot be performed
After converting from CCS to Keil mode, the hardware manager displays the correct information. I can enter Keil simulation, but I cannot control it. The program that runs is still the default program....
xingkong911 Microcontroller MCU
Question about the frequency measurement gate time
I'm working on a frequency meter topic for an electronics competition. I've written a frequency measurement program using the direct frequency measurement method and also wrote a testbench for testing...
yyj8902 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1001  221  860  2806  1384  21  5  18  57  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号