54122-114-71-0850R datasheet, PDF

54122-114-71-0850R: DescriptionBoard Connector, 142 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-114-71-0850R Overview

Board Connector, 142 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
Is Samacsys	N
body width	0.19 inch
subject depth	0.335 inch
body length	7.1 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER KINKED LEADS
Total number of contacts	142
Base Number Matches	1

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Source synchronous timing issues: Many ASIC peripherals now use DDR (II) SDRAM (SRAM). Due to the high data transmission rate, data signals are basically source synchronous. Many timing materials believe that there is no length limit ...; eeleader FPGA/CPLD

Digitally controlled power supply using DSP for secondary voltage regulation: [[i] This post was last edited by lrz123 on 2011-10-25 10:48[/i]]...; lrz123 DIY/Open Source Hardware

About the digital tube display problem: I have been using FPGA to make a digital clock these days, using six digital tubes for display. I used a 20M crystal oscillator and divided it to get a 1KHZ signal, and used this signal to scan the bi...; gavin_8724 FPGA/CPLD

Power supply noise: I use lithium batteries to power a microcontroller through a switching step-down power supply to collect data from a vibration sensor. However, the noise from the power supply always affects the data ...; stuwang Power technology

Why are the first four bytes of a physical sector of an SD card or USB flash drive sometimes written as RRaA by the system?: I write an identifier to the physical sector of a USB flash drive through a filter driver I wrote. I write it starting from the first digit, for example "asdd12344". But sometimes for some reason, the...; hyhjjg Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components