EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPA62E-150T-60.000

Description
LVPECL Output Clock Oscillator, 60MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size156KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GPA62E-150T-60.000 Overview

LVPECL Output Clock Oscillator, 60MHz Nom, SMD, 6 PIN

3GPA62E-150T-60.000 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Other featuresTRISTATE; ENABLE/DISBLE FUNCTION; COMPLIMENTARY OUTPUT
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time0.5 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size11.4mm x 9.6mm x 2.5mm
longest rise time0.5 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
11.4 x 9.6 x 2.5mm SMD
Frequency range 60MHz to 240MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.2ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPA62 VCXOs are packaged in a 6 pad 11.4 x 9.6mm SMD package.
Typical phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
GPA62 PECL VCXO
60.0MHz to 240.0MHz
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Peak to Peak Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
60.0MHz to 240.0MHz
3.3 VDC ±5%
LVPECL
2.5ps typical
4.7ps typical
17.5ps typical
24.5ps typical
0.2ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
See table
Fully compliant or non-compliant
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GPA62
RoHS Status
G = Compliant
Blank - Non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad
Status
Not connected
Below 0.3Vdd
(Ref. to ground)
Above 0.7Vdd
(Ref. to ground)
Output Status
LVPECL and Complimentary LVPECL enabled
Both outputs are disabled (high impedance)
Both outputs are enabled
3GPA62GB-80N-60.000
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Where do your ideas come from?
Creativity and innovation is a topic that has received much attention. Although China's manufacturing industry is at the low end of the global industrial chain, many engineers are often criticized for...
jidang DSP and ARM Processors
Which of the two circuits in the picture has better filtering effect?
I saw someone discussing this circuit somewhere else, and I want to share it with you. Which circuit in the picture has the best filtering effect? eeworldpostqq...
kevin.di Power technology
Audio encoding and decoding principles
[size=4] DTS (Decoding Timestamp) and PTS (Presentation Timestamp) are timestamps relative to SCR (System Reference) when the decoder decodes and displays a frame, respectively. SCR can be understood ...
fish001 Analogue and Mixed Signal
The USB interface of the company computer is blocked. How can I solve it and use the USB flash drive normally?
The USB port of the company computer is blocked. I reinstalled the system myself, but still cannot use the USB drive normally....
asinc Embedded System
Asking for advice: When using the P1.0 port of 89S52 as the input of an external falling edge triggered counter, how should I configure the T2 related registers?
// Initialize external counter T2 T2CON = 0x2; // Set the C/T2 flag of the T2CON register to 1, start counting externally, and trigger the count on the falling edge T2MOD = 0x0; TR2=1; RCAP2H = 0xff; ...
2008pcu Embedded System
Having trouble with sprintf() function in LCD application
[i=s] This post was last edited by Dangdangdang on 2016-8-17 17:19[/i] Let me first post the application of my sprintf() function in the 12864 LCD display program void display() //LCD display function...
铛铛铛挡 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 877  2198  1443  102  522  18  45  30  3  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号