530EA672M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530EA672M000BGR

530EA672M000BGR: DescriptionLVPECL Output Clock Oscillator, 672MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA672M000BGR Overview

LVPECL Output Clock Oscillator, 672MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA672M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	672 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Three-terminal PWM switching power supply-PWR-TOP200 series and applications 03

Photometry circuit diagram using AC amplifier

Digital-to-time conversion circuit

OPA2662 type transconductance operational amplifier circuit

Thermocouple amplifier circuit with cold junction compensation

Three-level water level indication circuit

Ask about C51 code compiler: I am a newbie who has just come into contact with single-chip microcomputers and professional software engineering. Recently, I want to write a software, and one of the functional requirements is: I h...; trueshlqsh 51mcu

Who has information about str-f5654, LG monitor: My LG773N suddenly went black during use. Phenomenon: the orange light flashed twice, and the green light flashed once, and it kept flashing like this. When testing the power output +15V, the voltage ...; qianfan Analog electronics

Questions about MSP430 FR5739: [b]Question about MSP430 FR5739[/b][b][size=4]How to call up the computer management dialog box, the baud rate setting dialog box, and the ASCII setting dialog box in the CC3000 Basic Wi-Fi example ap...; 1372794486 Microcontroller MCU

How to solve the design problem of irregular PCB?: [align=left]The complete PCB we envision is usually a regular rectangular shape. Although most designs are indeed rectangular, many designs require irregular-shaped circuit boards, which are often not...; ohahaha PCB Design

ds12c887 real time clock problem, please help!: I have been debugging for a long time, but I don't know what is wrong! [b]Issue of ds12c887 real-time clock, please help me! When reading seconds from 12c887, the 1602 shows I5 during simulation, what...; 迈步xxzj 51mcu

Windows driver IoSetCompletionRoutine passes value to callback.: NTSTATUS DefaultDispatch(PDEVICE_OBJECT pDeviceObject,PIRP pIrp) { IRPCompleteCallBackArg *cbArg;//Structure parameter passed to the callback switch (irpStack->MajorFunction) { case IRP_MJ_CREATE: cbA...; 第二特别 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components