EEWORLDEEWORLDEEWORLD

Part Number

Search

530QB1366M00DG

Description
CMOS/TTL Output Clock Oscillator, 1366MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530QB1366M00DG Overview

CMOS/TTL Output Clock Oscillator, 1366MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QB1366M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1366 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Wi-Fi 6E FEM, unleashing the full performance of the 6GHz band
Qorvo has launched a new FEM that supports the expanded capacity advantage of Wi-Fi 6E , providing multi-gigabit speeds for consumer and enterprise devices. This looks good. Qorvo Launches New Wi-Fi 6...
alan000345 RF/Wirelessly
Trip Points: Simplifying Circuit Breaker Design Using Delta-Sigma Analog-to-Digital Converters
[color=#000] In circuit breaker applications, successive approximation register analog-to-digital converters (SAR ADCs) placed inside or outside a microcontroller (MCU) are better suited than delta-si...
maylove Analogue and Mixed Signal
LPC2478 UC/OS porting
Post the code first, then ask questions void TestTask1(void *pdata) { pdata = pdata; TIMER1_InitTimer (); while (1) { printf("##############run Task3!!! ################"); OSTimeDly(500); } } void Te...
killhill Embedded System
EEWORLD University ---- Atmel Studio 6 - QTouch Composer Introduction
Atmel Studio 6 - QTouch Composer Introduction : https://training.eeworld.com.cn/course/455Atmel Studio 6 is fully integrated with Atmel QTouch Composer . Therefore, for MCU applications with touch use...
dongcuipin Embedded System
I can't hold on any longer. The IP header data obtained from the LookAheadBuffer of passthru's ptreceive is correct, but why is the TCP header wrong? ?
I can't stand it anymore. I've been working on this for 4 days. I have no choice but to post this. The IP header data obtained from the LookAheadBuffer of the passthru's ptreceive is correct, but why ...
awei0706 Embedded System
How to adjust MP3 sound
Does the audio processing chip have this function? Does it change the volume by output power or frequency?...
wumuok Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2353  1982  637  903  724  48  40  13  19  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号