531QC255M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531QC255M000DG

531QC255M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 255MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531QC255M000DG Overview

CMOS/TTL Output Clock Oscillator, 255MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QC255M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	255 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Sound controlled photosensitive delay switch circuit

500Hz bandpass filter circuit

TDA3048 (TV) infrared remote control receiving circuit

Sensor voltage and current conversion circuit

Added Channel Converter

Konka 5218 mobile phone repair diagram 1

List of tax control industry companies that have obtained production qualifications: List of enterprises that have obtained production qualifications in the tax control industry List of enterprises that have applied forproduction qualifications for tax control cash register products S...; dgj Embedded System

Can the IP of DM9000 be set arbitrarily?: In the web example given for DM9000, the IP address of DM9000 is set to: 172,20,24,42, and then the IP of the connected PC is also set to the same network segment. What I want to ask is, can the IP of...; sdaac Embedded System

HPI communication issues with DSP: I'm debugging the communication between STM32 and DSP using HPI, but it doesn't work. The reading and writing are not correct. I wrote the program according to the reading and writing timing given in ...; 奔跑的蜗牛 DSP and ARM Processors

Digital tube display: I am a beginner! Please help me. module LED(data,sel);output[7:0] data;output[7:0] sel;wire [7:0] data; wire [7:0] sel; assign sel=8'b11111111; //Open all bit selections assign data=8'b00000000; endmo...; 南盗 FPGA/CPLD

Looking for official information on JEDEC JESD204B.: I'm looking for the official data of JEDEC JESD204B. I downloaded the reference design from ADI. But the official data of JESD204B is hard to find. Please help me find one, thank you!...; murongyu ADI Reference Circuit

Small question about max232CPE: I used max232cpe to make a serial burner, mainly to burn STC51 microcontroller, but it just doesn't work. I saw in max232 that the capacitors around max232 are 1u, and the capacitors used by max232A a...; spurray Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components