DS1308N datasheet, PDF - EEWORLD Datasheet

DS1308N: DescriptionReal Time Clock, Volatile, 1 Timer(s), CMOS, PBGA36, BGA-36; CategoryThe embedded processor and controller Microcontrollers and processors; File Size222KB，14 Pages; ManufacturerDALLAS; Websitehttp://www.dalsemi.com

Download Datasheet Parametric View All

DS1308N Overview

Real Time Clock, Volatile, 1 Timer(s), CMOS, PBGA36, BGA-36

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	DALLAS
package instruction	BGA-36
Reach Compliance Code	unknown
Is Samacsys	N
maximum clock frequency	0.032 MHz
Information access methods	I2C
interrupt capability	N
JESD-30 code	R-PBGA-B36
JESD-609 code	e0
Number of terminals	36
Number of timers	1
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA36,9X8,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
shortest time	SECONDS
Maximum time at peak reflow temperature	NOT SPECIFIED
Volatile	YES
uPs/uCs/peripheral integrated circuit type	TIMER, REAL TIME CLOCK
Base Number Matches	1

What are the measures to cut off interference propagation paths in PCB design?: The interference source refers to the component, device or signal that generates interference; the propagation path refers to the path or medium through which the interference propagates from the inte...; 就某个水呀 PCB Design

How to create a VHDL library?: Have you ever created your own VHDL type library? How do you create it? How do you use it?...; eeleader FPGA/CPLD

Please help me, experts. Those who can solve it will get 100 points.: Regarding the problem of DDK compiling driver in Windows 2003 sp1 DDK (Windows DDK 3790.1830), the compilation environment used is Windows XP, and the files are as follows: 1. sources file: TARGETNAME...; liuyuanlei Embedded System

Pseudo-code ranging: Is there any program related to pseudo-code ranging? I need it urgently, for capture and tracking...; 笑不动动 FPGA/CPLD

Problems with RegisterClass on Wince6.0: My application failed to start on WINCE6.0. Later I found out that the reason was using the function RegisterClass. RegisterClass is as follows: WNDCLASS wcex; wcex.style = CS_HREDRAW | CS_VREDRAW; wc...; qianyg Embedded System

MSP430 enters low power mode LPM0, uses external interrupt to wake up, where is it after waking up: [size=14.44444465637207px]MSP430 enters low power mode LPM0. After waking up with an external interrupt, I have been single-stepping and debugging. After waking up, it has been stuck at [/size] [code]...; 火火山 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components