10122539-2612162LF datasheet, PDF

10122539-2612162LF: DescriptionRectangular Power Connector; CategoryThe connector The connector; File Size317KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

10122539-2612162LF Overview

Rectangular Power Connector

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	unknown
Connector type	RECTANGULAR POWER CONNECTOR
Manufacturer's serial number	10122539
Base Number Matches	1

Peng-Bing Fu

Helen Zhang

Tian-Xu Huang

Pei-Ming Zheng

2012/09/13

2013/05/21

Released

PDS: Rev :A

STATUS:Released

Printed: May 22, 2013

Does anyone have the program for the 32 absolute encoder?: Does anyone have the program for the 32 absolute encoder? Urgently needed! QQ: 1479652966@qq.com Thanks everyone...; efg stm32/stm8

Intercom Shielding Box Technical Data: Product Introduction JC-P503 is a manual shielding box, which can be opened and closed in one action.After opening the cover, the upper cover of the box is supported by two hydraulic support rods, whi...; gongchengshijie RF/Wirelessly

dsp28335 Ecap Summary: 1. The pulse capture module is used to capture the rising and falling edges of the pulse quantity, and then the pulse width and duty cycle are calculated. 2.6 groups of ecap modules can also be used a...; 灞波儿奔 Microcontroller MCU

Motor drive control essence summary post: Since the establishment of this board, many netizens have posted many very valuable posts here. Xiaoguan took advantage of this epidemic to read the posts of this board in the past two years while sta...; 高进 Robotics Development

Smart gloves based on ST AMG SensorTile: Attached source code link: [url=https://github.com/0rig1n/ST-AMG-Sensortile-Development.git]https://github.com/0rig1n/ST-AMG-Sensortile-Development.git[/url][media=x,500,375]https://training.eeworld.c...; 奥利晶 MEMS sensors

Application of PLL clock in FPGA: Which of the CYCLONE II FPGA's PLL _outN and PLL_OUTP can be used as the output clock for direct use by external devices? My understanding is that the FPGA outputs a differential PLL clock, not a usab...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components