EE PLD, 17.5ns, PQCC68
| Parameter Name | Attribute value |
| Maker | NXP |
| package instruction | QCCJ, |
| Reach Compliance Code | unknown |
| Is Samacsys | N |
| maximum clock frequency | 58 MHz |
| JESD-30 code | S-PQCC-J68 |
| length | 24.2316 mm |
| Dedicated input times | 2 |
| Number of I/O lines | 48 |
| Number of terminals | 68 |
| Maximum operating temperature | 85 °C |
| Minimum operating temperature | -40 °C |
| organize | 2 DEDICATED INPUTS, 48 I/O |
| Output function | MACROCELL |
| Package body material | PLASTIC/EPOXY |
| encapsulated code | QCCJ |
| Package shape | SQUARE |
| Package form | CHIP CARRIER |
| Programmable logic type | EE PLD |
| propagation delay | 17.5 ns |
| Certification status | Not Qualified |
| Maximum seat height | 4.57 mm |
| Maximum supply voltage | 3.63 V |
| Minimum supply voltage | 2.97 V |
| Nominal supply voltage | 3.3 V |
| surface mount | YES |
| technology | CMOS |
| Temperature level | INDUSTRIAL |
| Terminal form | J BEND |
| Terminal pitch | 1.27 mm |
| Terminal location | QUAD |
| width | 24.2316 mm |
| Base Number Matches | 1 |
京公网安备 11010802033920号
EEWORLD
