EEWORLDEEWORLDEEWORLD

Part Number

Search

BU-65142D2-280Q

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, CERAMIC, QIP-78
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size247KB,26 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BU-65142D2-280Q Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQIP78, CERAMIC, QIP-78

BU-65142D2-280Q Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerData Device Corporation
Parts packaging codeQFP
package instructionQIP,
Contacts78
Reach Compliance Codecompliant
Is SamacsysN
Address bus width11
boundary scanNO
maximum clock frequency16 MHz
letter of agreementMIL STD 1553
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CQIP-P78
JESD-609 codee0
low power modeNO
Number of serial I/Os2
Number of terminals78
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.33 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
total dose300k Rad(Si) V
width41.91 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches1
BU-65142 and BUS-65142 SERIES*
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
DESCRIPTION
The BUS-65142 Series is a com-
plete dual redundant MIL-STD-
1553 Remote Terminal Unit (RTU).
The device is based upon two DDC
custom ICs, which includes two
monolithic bi-polar low power trans-
ceivers and one CMOS protocol
containing data buffers and timing
control logic. It supports all 13 mode
codes for dual redundant operation,
any combination of which can be ille-
galized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BUS-65142 Series spe-
cial features. A 14-bit built-in-test
word register stores RTU information,
and sends it to the Bus Controller in
response to the Mode Command
Transmit Bit Word. The BUS-65142
Series performs continuous on-line
wraparound self-test, and provides
four error flags to the host CPU.
Inputs are provided for host CPU con-
trol of 6 bits of the RTU Status Word.
Its
small
hermetic
package,
-55°C to +125°C operating tempera-
ture range, and complete RTU opera-
tion make the BUS-65142 ideal for
most MIL-STD-1553 applications
requiring hardware or microprocessor
subsystems.
FEATURES
Complete Integrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Multiple Ordering Options;
+5V (Only), +5V/-15V, and +5V/-12V
Direct Interface to Systems With
No Processor
Radiation Tolerant Version
Available
Space Qualified Version Available
High Reliability Screening Available
*
(Note:
BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.
BU-65142 is NOT recommended for new design, consult factory or local representative for more information)
DATA
BUS A
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
BUFFER
DB0-DB15
BUF ENA
DTREQ
DTGRT
DTACK
DTSTR
R/W
WATCHDOG
TIMEOUT
TRANSFER
CONTROLS
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
CURRENT
WORD
COUNTER
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
M
U
X
A0-A4
A5-A10
DAT/CMD
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
NBGT
INCMD
BITEN
STATEN
GBR
COMMAND
LATCH
RT ADDRESS
+
PARITY
STATUS
REGISTER
16 MHz CLOCK
ERROR FLAGS
TIMING FLAGS
DDC CUSTOM CHIP
FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM
©
1988, 1999 Data Device Corporation
High-speed PCB wiring experience sharing
[color=#3e3e3e][size=14px]High-speed PCB wiring experience: [/size][/color] [color=#3e3e3e][size=14px] 1. When connecting more than 3 points, try to let the line pass through each point in turn to fac...
一直在路上吧 PCB Design
Design of interpolation filter based on FPGA
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]njiggih[/size]. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and in...
njiggih FPGA/CPLD
Quartus II/Nios II/DSP Builder/ModelSim_Altera versions download address:
[url=ftp://ftp.altera.com/outgoing/release/]ftp://ftp.altera.com/outgoing/release/[/url]...
wanggq FPGA/CPLD
How was the test today?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:10 [/i] As the title says, how about doing...
ganalog Electronics Design Contest
Serial port reading and writing program under Linux
I have a MC55 GPRS development board. I want to use the program to control the serial port to send AT commands and echo them. For example, after I send AT through the serial port, I get the response: ...
talent11 Linux and Android
Fundamentals of Digital Electronics (Fifth Edition)
The main contents of "Fundamentals of Digital Electronic Technology (Fifth Edition)" include: number system and code system, basic logic algebra, gate circuits, combinational logic circuits, triggers,...
arui1999 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1850  1943  490  1155  1040  38  40  10  24  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号