60529-1 (MOUSER REEL) datasheet, PDF

60529-1 (MOUSER REEL): Descriptionterminals 187 flag fast rec reel of 1000; CategoryThe connector; File Size49KB，1 Pages; ManufacturerAll Sensors; Environmental Compliance

Download Datasheet Parametric Compare View All

60529-1 (MOUSER REEL) Overview

terminals 187 flag fast rec reel of 1000

	60529-1 (MOUSER REEL)	60529-1 (CUT STRIP)
Description	terminals 187 flag fast rec reel of 1000	terminals 187 flag fast rec cut strip of 100
Manufacture	TE Connectivity	TE Connectivity
Product Category	Terminals	Terminals
RoHS	Yes	Yes
Produc	Faston Terminals	Faston Terminals
Wire Gauge	20-16	20-16
Stud / Tab Size	5.61 mm x 6.35 mm	5.61 mm x 6.35 mm
Insulati	Not Insulated	Not Insulated
Gende	Female	Female
Contact Material	Brass	Brass
Termination Style	Crim	Crim
Length	13.46 mm	13.46 mm
Material	Brass	Brass
Maximum Bundle Diamete	1.4 mm	1.4 mm
Mounting Angle	Righ	Righ
Mounting Method	Wire	Wire
Factory Pack Quantity	1000	100

I would like to ask: M88 fuse setting problem, I want to set the reset pin of PORTC6 to I/O mode, how to set it?: ? RESET/PCINT14 – Port C, Bit 6 RESET, reset pin: When the fuse bit RSTDISBL is programmed, this pin is used as a normal I/O pin. At this time, the power-on reset and BOD reset circuits inside the chi...; qiyuan775 Embedded System

430 wind and solar system: Dear masters:I recently wanted to use 430 to do a project, and I thought of using LED lights as the load of the scenery system.Please help me analyze whether this project is innovative. In addition, w...; sunxg Microcontroller MCU

I found that the playback speed of 91program's gif animation class is too slow. Is there any solution?: My environment is WinCE5.0. I used the gif animation class from the 91program blog: http://blog.eeworld.net/91program/archive/2007/12/06/1920524.aspx. When playing the animation, I found that the play...; 天津MC Embedded System

Design and Implementation of Xilinx PCI Express Core Bus Interface Master DMA: Xilinx's Virtex-5/6/7 series FPGAs provide PCIE IP cores, which solidify the relevant designs of the physical layer and data link layer in the core and open the transaction layer interface to users. W...; happyeveryday FPGA/CPLD

Design and simulation of LC balun: [i=s]This post was last edited by qwqwqw2088 on 2019-11-21 11:52[/i]Balun (Balun: Balance-UnBalance) can achieve the conversion between single-ended and differential structures. However, the cheapest ...; qwqwqw2088 RF/Wirelessly

【Silicon Labs Development Kit Review 01】+_PG22 Preliminary Study: [i=s]This post was last edited by jone5 on 2021-7-27 21:58[/i]The purpose of applying for this kit is to make a tooling fixture, with the goal of understanding the chip's additional clock, IO, ADC, PW...; jone5 Development Kits Review Area

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components