531TB133M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531TB133M000BGR

531TB133M000BGR: DescriptionCMOS Output Clock Oscillator, 133MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531TB133M000BGR Overview

CMOS Output Clock Oscillator, 133MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531TB133M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	133 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

RTD cold junction compensation thermocouple temperature measurement - 4 to 20mA current output circuit

SK-6 voice controller circuit.gif

Simple optocoupled zero-crossing switching circuit

Microprocessor power supply circuit diagram using LT1584 and LT1431

Circuit diagram of small boost switching regulated power supply composed of NE555

High-precision 50Hz time base circuit and its application

About DM8168 audio bit rate problem: Hello everyone! I am using DM8168+DVRRDK3.5. The acquisition chip is TVP5158. I would like to ask what is the audio encoding bit rate supported in this environment? What aspects should be considered w...; zhuzi DSP and ARM Processors

Is anyone using WINCE6.0 here? I want to know whether version 6.0 is stable and mature?: As the title says, thank you!...; smallriver Embedded System

India's analog circuit market to grow 35% this year to $300 million: According to foreign media reports, India's analog circuit market size reached US$221 million in 2005 and will surge 35% to US$300 million this year, an increase of more than 50% over the industry's p...; fighting Analog electronics

Serial communication problem: Please help me crack &H30 46 34 30 46 42 42 44 The corresponding data is 07—01—18 00:03:09 &H30 46 34 30 46 42 31 46 The corresponding data is 07—01—18 00:00:31 &H30 32 36 37 38 36 30 41 The correspon...; ds_1018 Embedded System

Module combination: I wrote a top-level module to combine M0, M1, M2, and M3, but the output port write of M2 and the Dout port of M1 are missing. Please help!module mpeg_2ts(TS_OUT,TS_IN,CLK,SYNC,RESET,DIN,CLK_W,EN);par...; 573481734 FPGA/CPLD

Another cool geocentric watch: The Geocentric Watch looks like a beautiful ring. The large and small circles on the dial of the watch rotate around the center of the dial, just like the rotation and revolution of the earth and the ...; xyh_521 Creative Market

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components