EEWORLDEEWORLDEEWORLD

Part Number

Search

NJG1146KG1

Description
Wide Band Low Power Amplifier, 40MHz Min, 900MHz Max, 1.60 X 1.60 MM, 0.397 MM HEIGHT, ULTRA THIN, PLASTIC, ESON6-G1, 6 PIN
CategoryWireless rf/communication    Radio frequency and microwave   
File Size580KB,21 Pages
ManufacturerNew Japan Radio Co., Ltd..
Environmental Compliance
Download Datasheet Parametric View All

NJG1146KG1 Overview

Wide Band Low Power Amplifier, 40MHz Min, 900MHz Max, 1.60 X 1.60 MM, 0.397 MM HEIGHT, ULTRA THIN, PLASTIC, ESON6-G1, 6 PIN

NJG1146KG1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Is SamacsysN
Characteristic impedance50 Ω
structureCOMPONENT
Gain9 dB
Maximum input power (CW)10 dBm
Maximum operating frequency900 MHz
Minimum operating frequency40 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
RF/Microwave Device TypesWIDE BAND LOW POWER
Base Number Matches1
NJG1146KG1
WIDE BAND LOW NOISE AMPLIFIER GaAs MMIC
I
GENERAL DESCRIPTION
The NJG1146KG1 is a fully matched wide band low noise
amplifier GaAs MMIC for terrestrial application.
To achieve wide dynamic range, the NJG1146KG1 offers
high gain mode and low gain mode. Selecting high gain mode
for weak signals, the NJG1146KG1 helps improve receiver
sensitivity through high gain and low noise figure.
Selecting low gain mode for strong signals, it bypasses LNA
circuit to offer higher linearity.
An small and ultra-thin package of ESON6-G1 is adopted.
I
APPLICATIONS
Terrestrial application from 40MHz to 900MHz
Digital TV, Set-top box and Broadband CATV applications
I
FEATURES
G
Operating frequency
G
Operating voltage
G
Package size
[High gain mode]
G
Operating current
G
Gain
G
Noise figure
G
IM2
G
IM3
[Low gain mode]
G
Low current consumption
G
Gain(Low loss)
I
PIN CONFIGURATION
(Top View)
I
PACKAGE OUTLINE
NJG1146KG1
40MHz~900MHz
5.0V typ.
ESON6-G1 (Package size: 1.6mm x 1.6mm x 0.397mm typ.)
60mA typ.
12.0dB typ.
2.2dB typ.
52.0dB typ.
80.0dB typ.
30µA typ.
-1.0dB typ.
4
RFIN
3
RFOUT2
5
GND
Bias
circuit
2
NC
(GND)
1
RFOUT1
6
VCTL
Logic
circuit
Pin Connection
1. RFOUT1
2. NC(GND)
3. RFOUT2
4. RFIN
5. GND
6. VCTL
*Exposed PAD: GND
1pin INDEX
I
TRUTH TABLE
V
CTL
H
L
“H”=V
CTL(H)
“L”=V
CTL(L)
LNA ON
ON
OFF
Bypass
OFF
ON
LNA mode
High Gain mode
Low Gain mode
Note: Specifications and description listed in this datasheet are subject to change without notice.
Ver.2013-04-17
-1-

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1034  1895  2288  2345  1618  21  39  47  48  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号