EEWORLDEEWORLDEEWORLD

Part Number

Search

3D3323Z-25

Description
Active Delay Line, 1-Func, 3-Tap, True Output, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8
Categorylogic    logic   
File Size246KB,4 Pages
ManufacturerData Delay Devices
Environmental Compliance
Download Datasheet Parametric View All

3D3323Z-25 Overview

Active Delay Line, 1-Func, 3-Tap, True Output, CMOS, PDSO8, 0.150 INCH, ROHS COMPLIANT, SOIC-8

3D3323Z-25 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codecompliant
series3323
Input frequency maximum value (fmax)13.3 MHz
JESD-30 codeR-PDSO-G8
length4.88 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps3
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height1.82 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)25 ns
width3.91 mm
Base Number Matches1
3D3323
MONOLITHIC TRIPLE
FIXED DELAY LINE
(SERIES 3D3323)
FEATURES
All-silicon, low-power CMOS technology
Vapor phase, IR and wave solderable
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range:
10 through 6000ns
Delay tolerance:
2% or 1.0ns
Temperature stability:
±3%
typ (-40C to 85C)
Vdd stability:
±1%
typical (3.0V to 3.6V)
Minimum input pulse width:
20% of total delay
PACKAGES
I1
I2
I3
GND
1
2
3
4
8
7
6
5
VDD
O1
O2
O3
3D3323Z SOIC
(150 Mil)
For mechanical dimensions, click
here
.
For package marking details, click
here
.
FUNCTIONAL DESCRIPTION
The 3D3323 Triple Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains three matched,
independent delay lines. Delay values can range from 10ns through
6000ns. The input is reproduced at the output without inversion,
shifted in time as per the user-specified dash number. The 3D3323
is CMOS-compatible and features both rising- and falling-edge
accuracy.
The all-CMOS 3D3323 integrated circuit has been designed as a
reliable, economic alternative to hybrid fixed delay lines. It is offered
in a space saving surface mount 8-pin SOIC.
PIN DESCRIPTIONS
I1
I2
I3
O1
O2
O3
VDD
GND
N/C
Delay Line 1 Input
Delay Line 2 Input
Delay Line 3 Input
Delay Line 1 Output
Delay Line 2 Output
Delay Line 3 Output
+3.3 Volts
Ground
No Connection
TABLE 1: PART NUMBER SPECIFICATIONS
PART NUMBER
DELAY
PER LINE
(ns)
10
±
1.0
15
±
1.0
20
±
1.0
25
±
1.0
30
±
1.0
40
±
1.0
50
±
1.0
100
±
2.0
200
±
4.0
500
±
10.0
1000
±
20
2000
±
40
5000
±100
6000
±120
Max Operating
Frequency
33.3 MHz
22.2 MHz
16.7 MHz
13.3 MHz
11.1 MHz
8.33 MHz
6.67 MHz
3.33 MHz
1.67 MHz
0.67 MHz
0.33 MHz
0.17 MHz
0.07 MHz
0.05 MHz
INPUT RESTRICTIONS
Absolute Max
Min Operating
Oper. Freq.
Pulse Width
100.0 MHz
15.0 ns
100.0 MHz
22.5 ns
100.0 MHz
30.0 ns
83.3 MHz
37.5 ns
71.4 MHz
45.0 ns
62.5 MHz
60.0 ns
50.0 MHz
75.0 ns
25.0 MHz
150.0 ns
12.5 MHz
300.0 ns
5.00 MHz
750.0 ns
2.50 MHz
1500.0 ns
1.25 MHz
3000.0 ns
0.50 MHz
7500.0 ns
0.42 MHz
9000.0 ns
Absolute Min
Oper. P.W.
5.0 ns
5.0 ns
5.0 ns
6.0 ns
7.0 ns
8.0 ns
10.0 ns
20.0 ns
40.0 ns
100.0 ns
200.0 ns
400.0 ns
1000.0 ns
1200.0 ns
3D3323Z-10
3D3323Z -15
3D3323Z -20
3D3323Z -25
3D3323Z -30
3D3323Z -40
3D3323Z -50
3D3323Z -100
3D3323Z -200
3D3323Z -500
3D3323Z -1000
3D3323Z -2000
3D3323Z -5000
3D3323Z -6000
NOTE:
Any delay between 10 and 6000 ns not shown is also available.
2007
Data Delay Devices
Doc #06017
6/25/2007
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
EEWORLD University Hall----DRV3000 series SafeTI motor drive meets functional safety requirements
DRV3000 series SafeTI motor drive meets functional safety requirements : https://training.eeworld.com.cn/course/3657...
hi5 Analog electronics
【Design Tools】Chinese Tutorial on Using Xilinx ROM
This tutorial written by Pan Xujun is suitable for Xilinx FPGA/CPLD users. It introduces the usage skills of Xilinx ROM and has practical value....
GONGHCU FPGA/CPLD
Ask a question about the temperature value of 18B20
I wrote a program for 18B20 and it can get the value, but the value is very large. I would like to ask why this is the case? Please enlighten me. Thank you!...
yzqbn Microcontroller MCU
#16004-D Error issue!
If you create a new project and get an error like the one shown in the figure after compiling,try to modify this place and see if there is an option for floating point support here!...
蓝雨夜 Microcontroller MCU
The read Chinese string is displayed as garbled characters
I use WIN 6.0, and the system can switch between Chinese and English. The Chinese characters in the QR code are displayed as garbled characters when switched to Chinese, but they are displayed normall...
fdsafsdfsadf Embedded System
A few questions about digital logic
1. Use two dual four-to-one data selectors and NAND gates to realize the conversion from cyclic code to 8421BCD code. 2. Use a 74LS148 and NAND gates to realize the 8421BCD code priority encoder and d...
2042 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 66  2578  1062  955  2853  2  52  22  20  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号