EEWORLDEEWORLDEEWORLD

Part Number

Search

PI6CVF857ZD

Description
PLL Based Clock Driver, 6C Series, 10 True Output(s), 0 Inverted Output(s), TQFN-40
Categorylogic    logic   
File Size299KB,14 Pages
ManufacturerPericom Semiconductor Corporation (Diodes Incorporated)
Websitehttps://www.diodes.com/
Download Datasheet Parametric View All

PI6CVF857ZD Overview

PLL Based Clock Driver, 6C Series, 10 True Output(s), 0 Inverted Output(s), TQFN-40

PI6CVF857ZD Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerPericom Semiconductor Corporation (Diodes Incorporated)
Parts packaging codeQFN
package instructionHVQCCN, LCC40,.24SQ,20
Contacts40
Reach Compliance Codecompliant
ECCN codeEAR99
series6C
Input adjustmentDIFFERENTIAL
JESD-30 codeS-XQCC-N40
JESD-609 codee0
length6 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.012 A
Number of functions1
Number of inverted outputs
Number of terminals40
Actual output times10
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Encapsulate equivalent codeLCC40,.24SQ,20
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)235
power supply2.5 V
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.075 ns
Maximum seat height1 mm
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width6 mm
minfmax170 MHz
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6CVF857
1:10 PLL Clock Driver for
2.5V DDR-SDRAM Memory
Product Features
• Operating Frequency up to 220 MHz for PC3200 Registered
DIMM applications
• Distributes one differential clock input pair to ten differential
clock output pairs
• Inputs (CLK,CLK) and (FBIN,FBIN)
• Input PWRDWN: LVCMOS
• Outputs (Yx, Yx), (FBOUT, FBOUT)
• External feedback pins (FBIN,FBIN) are used to
synchronize the outputs to the clock input
• Operates at 2.5V for PC1600, PC2100, PC2700,
and 2.6V for PC3200
• Packaging (Pb-free & Green available, select packages):
– 48-pin TSSOP
– 40-pin TQFN
– 56-ball VFBGA
Product Description
PI6CVF857 PLL clock device is developed for registered DDR DIMM
applications. The device is a zero-delay buffer that distributes a
differential clock input pair (CLK, CLK) to ten differential pairs of
clock outputs (Y[0:9], Y[0:9]), and one differential pair feedback clock
outputs (FBOUT,FBOUT) . The clock outputs are controlled by the
input clocks (CLK, CLK), the feedback clocks (FBIN,FBIN), the 2.5V
LVCMOS input (PWRDWN), and the Analog Power input (AV
DD
).
When input PWRDWN is low while power is applied, the input
receivers are disabled, the PLL is turned off, and the differential clock
outputs are 3-stated. When the AV
DD
is strapped low, the PLL is
turned off and bypassed for test purposes.
When the input frequency falls below a suggested detection fre-
quency that is below the operating frequency of the PLL, the device
will enter a low power mode. An input frequency detection circuit will
detect the low frequency condition and perform the same low power
features as when the PWRDWN input is low.
The PLL in the PI6CVF857 clock driver uses the input clocks (CLK,
CLK) and the feedback clocks (FBIN,FBIN) to provide high-perfor-
mance, low-skew, low-jitter output differential clocks (Y[0:9], Y[0:9]).
The PI6CVF857 is also able to track Spread Spectrum Clocking for
reduced EMI.
Block Diagram
Y0
Y0
Y1
Y1
Y2
Y2
Y3
Y3
Y4
Y4
Y5
Y5
Y6
Y6
Y7
Y7
Y8
Y8
Y9
Y9
FBOUT
FBOUT
CLK
CLK
FBIN
FBIN
PLL
PWRDWN
AVDD
Powerdown
and Test
Logic
1
PS8683B
10/17/03
Please help me find out how this formula is calculated, thank you
Please help me see how the formula for the red line part in the figure below is calculated, thank you....
一沙一世 stm32/stm8
System anti-interference -
1. The following systems should pay special attention to anti-electromagnetic interference:1. Systems with very high microcontroller clock frequencies and very fast bus cycles.2. The system contains h...
fighting Energy Infrastructure?
Ask quartus 2
Error: JTAG Server can't access selected programming hardware What is the reason? Please enlighten me!...
eeleader FPGA/CPLD
Robotics (Stanford University Open Course)
[align=left][color=rgb(51, 51, 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=17px]Professional robotics courses that friends who love robots should not miss! [/size][/font][/color][/align]...
EE大学堂 Robotics Development
The Build OS menu and the corresponding drop-down menus are all grayed out.
I installed Platform Builder 5.0 and found that the Build OS menu and the corresponding drop-down menus were all grayed out. I couldn't compile the PB project. I reinstalled PB5 and installed it with ...
zhaoheping Embedded System
Digital Modulation Series: Basic Theory of IQ Modulation
Digital IQ modulation is widely used in wireless communication systems due to its advantages such as high data rate and easy implementation. Different from traditional analog modulation, digital modul...
btty038 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 502  446  723  757  190  11  9  15  16  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号