51762-11802000BALF datasheet, PDF

51762-11802000BALF: DescriptionBoard Connector, 38 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Guide Pin, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size253KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51762-11802000BALF Overview

Board Connector, 38 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Guide Pin, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it Rohs certified?	conform to
package instruction	LEAD FREE
Reach Compliance Code	compliant
Is Samacsys	N
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Board mount options	HOLE .086-.098
body width	0.47 inch
subject depth	0.82 inch
body length	5.65 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL (50)
Contact completed and terminated	TIN (78) OVER NICKEL (50)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	2 mΩ
Contact style	BLADE PIN-SKT
DIN compliance	NO
Durability	200 Cycles
Filter function	NO
IEC compliance	NO
maximum insertion force	.973 N
Insulation resistance	10000000000 Ω
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	51762
Mixed contacts	YES
Installation option 1	GUIDE PIN
Installation option 2	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Number of rows loaded	4
Maximum operating temperature	105 °C
Minimum operating temperature	-20 °C
Options	GENERAL PURPOSE
Plating thickness	30u inch
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.09 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	38
UL Flammability Code	94V-0
Evacuation force-minimum value	.17792 N
Base Number Matches	1

PDM: Rev:K

STATUS:

Released

Printed: Dec 20, 2010

AC RMS FPGA Utility: clk: system clock; rst: reset signal clk1us: the clock for sampling AC signals; pulse: AC signal zero-crossing square wave data: sine input data rms_div: The sum of the sampled data in one cycle accor...; eeleader FPGA/CPLD

I wrote an 8051 program myself - please help me: org 2000h ljmp start org 0003h ljmp rr start: mov r0,#00h mov r1,#00h loop: cjne r0,#1h,l1 loop1: mov p2,r1 xch a, r1 add a, #01h acall delay da a xch a , r1 cjne r1,#1,loop ljmp loop1 l1: cjne r0,#2h...; heningbo 51mcu

Realize data forwarding of virtual parallel port and serial port, which can be paid~: My program communicates with peripherals through the parallel port, but my peripherals are connected to the computer through the serial port. There will be no changes in the hardware, and I cannot use...; helly0917 Embedded System

Does the iron shell of the RJ45 network port need to be grounded?: The RJ45 network port has an iron shell. Is it okay to ground the shell?...; 飞鸿浩劫 PCB Design

Oscilloscope, transferred from 38: ...; 飞鸿浩劫 Making friends through disassembly

Hex file used for testing in the challenge: [i=s]This post was last edited by littleshrimp on 2018-1-24 12:22[/i] This hex file is the content of the challenge I have completed, including all the functions of the challenge. The average working ...; littleshrimp ST - Low Power RF

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components