EEWORLDEEWORLDEEWORLD

Part Number

Search

531UA159M000DGR

Description
CMOS/TTL Output Clock Oscillator, 159MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531UA159M000DGR Overview

CMOS/TTL Output Clock Oscillator, 159MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UA159M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency159 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
ADI Prize Download Event 15: ADI's Smart Wearable Healthcare Device Solutions
[font=微软雅黑][size=4]Event details: [url=https://www.eeworld.com.cn/huodong/ADI-15/index.php]https://www.eeworld.com.cn/huodong/ADI-15/index.php[/url] [/size][/font] [font=微软雅黑][size=4]Event date: Now -...
EEWORLD社区 ADI Reference Circuit
LPC1500 experience + BLDC/PMSM motor drive [prelude post] Fairchild FNB41060 SPM module design reference material sharing
The LPC1500 series MCU is very suitable for BLDC motor drive control, especially in sensorless applications. The built-in analog comparator and high-speed ADC can be easily used in the back-EMF detect...
foxpro2005 NXP MCU
I embedded a uclinux kernel in the soc, and an error occurred when compiling the kernel. I hope the experts can help me solve it.
[img]file:///C:/Users/Administrator/Documents/Tencent%20Files/351902767/Image/Group/V0Y3N2ESG2WDIZX2B)9%25OU5.png[/img]Hello everyone, I would like to ask you a question. When I executed make menuconf...
xusiyan0217 FPGA/CPLD
Why can't waveform be generated by automatically generating simulation through quartus?
After writing the .v file and the .vt file, I directly called modelsim through quartu[img=0,1]file:///C:\Users\lx\AppData\Roaming\Tencent\Users\870481988\QQ\WinTemp\RichOle\QCI)4{VFCWL]]S058Z8V]{R.png...
我爱麦迪 FPGA/CPLD
A feast for the eyes! MSP430 at Maker Faire NC 2013
[b][size=5]Maker Faire NC 2013 is an exhibition held by makezine magazine every year in [color=#262626]North Carolina[/color][/size][/b][size=5]. It was just held yesterday. Let’s take a look at the M...
wstt Microcontroller MCU
Where do we need monitoring systems?
a. Service industries such as hotels, banks, restaurants, and entertainment venues. Competition in the service industry is becoming increasingly fierce, and people have higher requirements for the ser...
jek9528 Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 658  392  628  2836  497  14  8  13  58  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号