EEWORLDEEWORLDEEWORLD

Part Number

Search

1-1546122-9

Description
15A, STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
CategoryThe connector    terminals   
File Size76KB,1 Pages
ManufacturerTE Connectivity
Websitehttp://www.te.com
Environmental Compliance
Download Datasheet Parametric View All

1-1546122-9 Overview

15A, STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

1-1546122-9 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTE Connectivity
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
Fastening methodSCREW
Manufacturer's serial number1546122
Installation typeBOARD
Number of layers1
Rows1
Number of channels19
Rated current15 A
Rated voltage300 V
safety certificateUL
Terminal and terminal strip typesSTRIP TERMINAL BLOCK
Wire gauge12 AWG
Base Number Matches1
About beaglebone IO interrupt
Author: chenzhufly QQ: 36886052 (Please indicate the source when reprinting)Many people asked me about the IO interruption problem of BeagleBone. Here is a brief record:This is the key driver used for...
chenzhufly DSP and ARM Processors
Ask for some questions about WinCE Driver development
I just switched to WinCE driver development, so many questions are still unclear. Please help me answer the development requirements: Scanner and other driver development on WinCE. Current status: XP ...
sailorking Embedded System
Computer memory slot
My computer always freezes and displays a blue screen. I don't know what the problem is, but it always gets better when I reinsert the memory. For example, sometimes it is very slow to unzip files, bu...
gjchao Embedded System
A masterpiece by a tech geek, haha
:titter:It's Friday, take it easy...
yaoniming3k Talking
Lierda - "Embedded Learning Practice for College Students--Based on MSP430 Series" Supporting Materials
Supporting materials for "Embedded Learning Practice for College Students--Based on MSP430 Series" written by Lierda This is the supporting program ------------------------- to qualify for the flash s...
IC爬虫 Microcontroller MCU
Fast Implementation of FPGA Division
In the process of digital signal processing, F-port GA is often used for division operation, but the built-in division method C0re takes too much time and the effect is not good. Is there any division...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 161  1364  451  2382  1487  4  28  10  48  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号