8N3QV01KG-0103CD8 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 8N3QV01KG-0103CD8

8N3QV01KG-0103CD8: DescriptionLVPECL Output Clock Oscillator; CategoryPassive components oscillator; File Size230KB，23 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

8N3QV01KG-0103CD8 Overview

LVPECL Output Clock Oscillator

8N3QV01KG-0103CD8 Parametric

Parameter Name	Attribute value
Maker	IDT (Integrated Device Technology)
Reach Compliance Code	compli
Oscillator type	LVPECL
Base Number Matches	1

Preview

Download Datasheet

View All

Quad-Frequency Programmable

VCXO

IDT8N3QV01 Rev G

DATA SHEET

General Description

The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with

very flexible frequency and pull-range programming capabilities.

The device uses IDT’s fourth generation FemtoClock® NG

technology for an optimum of high clock frequency and low phase

noise performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

Besides the 4 default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3QV01 can be programmed via the I

interface to any output clock frequency between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷N (N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and

N), reprogramming those registers to other frequencies under

control of FSEL0 and FSEL1 is supported. The extended

temperature range supports wireless infrastructure, tele-

communication and networking end equipment requirements. The

device is a member of the high-performance clock family from IDT.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), reprogrammable by I

C programming interface for the output clock frequency, APR

and internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

Absolute pull-range (APR) programmable from ±4.5 to

±754.5ppm

One 2.5V or 3.3V LVPECL differential clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz):



0.487ps (typical)

RMS phase jitter @ 156.25MHz (1kHz - 40MHz):



0.614ps (typical)

2.5V or 3.3V supply voltage modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

114.285 MHz

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

SDATA

SCLK

VC 1

OE 2

FSEL0

A/D

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N3QV01 Rev G

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N3QV01GCD REVISION A

MARCH 6, 2012

FSEL1

Recommended Resources

Basic application circuit diagram of TL431 b Adjustable quasi-source circuit diagram

NICAD Charger Circuit

555 simple mains automatic voltage regulator circuit

555 home appliance scheduled power off controller circuit

Infrared detector amplifier circuit

31. Power supply circuit diagram of COMPAQ 1504 TTL color display

If you want to use CCheckListBox in vc2005 smart device, you need to add those header files.: If you want to use CCheckListBox in vc2005 smart device, you need to add those header files. I added afxwin.h but there is still a problem and the compilation fails....; hzxiaobao Embedded System

Car drive module (including schematic and PCB): [i=s]This post was last edited by paulhyde on 2014-9-15 03:47[/i] I drew the schematic and PCB myself, and also made the actual product, which was tested successfully. If you need it, feel free to dow...; cybillgate Electronics Design Contest

Locating DSP illegal interrupts: I use eZdsp F2812 to write a program that use CpuTimer0 interrupt. This interrupt consists of many call function. This program is store in external memory since is a very long code. I encounter this e...; Jacktang Microcontroller MCU

About Modelsim post-simulation: When I simulated with modelsim, I got the same error as in the forum post. Could an expert help me? # Loading instances from F:/QIIpractice/count4_simulation/count4_v.sdo# ** Error: (vsim-SDF-3250) co...; 771235870 FPGA/CPLD

4-axis motion control card full set of technology transfer: Performance characteristics of motion control card: 1. Performance parameters * Each axis of MC-4IPS can be selected as MC-4IPE or MC-4IPN through jumpers * 4-axis servo cycle 200us * Pulse photoelect...; hefeng522 DSP and ARM Processors

Four-layer PCB learning - RT5350 wireless router PCB design (1) Preliminary check of schematic diagram and update of PCB. Multiple pictures are very detailed.: [color=#000]The first thing to do after getting the schematic is to check the schematic. The engineering files in the forum should have been modified manually. By the way, the errors found were also c...; mcu200689 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components