54121-813-06-2500 datasheet, PDF

54121-813-06-2500: DescriptionBoard Stacking Connector, 6 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size101KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54121-813-06-2500 Overview

Board Stacking Connector, 6 Contact(s), 1 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Is Samacsys	N
body width	0.094 inch
subject depth	0.984 inch
body length	0.6 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL (50)/NICKEL PALLADIUM GOLD (15) OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54121
Plug contact pitch	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	6
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:G

STATUS:

Released

Printed: Mar 10, 2011

WinCE starts slowly: It will take a long time after Log2Phys: Logical 0x500 -> Physical 0x900 to reach System ready!...; Alan1987 Embedded System

[FPGA Tips] How fast is three-level logic? How to calculate?: wHow fast is 3- level logic? wThe wiring delay can be roughly estimated to be equal to the logic delay—The latency of the slice below is Tilo , the latency from F, G through the LUT outputTCKO, clock-...; eeleader FPGA/CPLD

Verilog Syntax Summary: 1: Basic variables in Verilog are wire net type and register type. Wire net type variables are synthesized into wires, while registers may be synthesized into wires, latches, and flip-flops. 2: Mappin...; eeleader FPGA/CPLD

Is everyone busy lately?: No new opinions were expressed....; eeleader Talking about work

[TI's First Low Power Design Contest] FR5969 LaunchPad Resource List: [i=s]This post was last edited by luyongcdpj on 2014-10-18 07:06[/i] Add it to the project and you can check it anytime without having to cut it out to look at the schematic. I feel that this chip has...; luyongcdpj Microcontroller MCU

How to change the library file in the schematic diagram in orcad?: The first method: edit the library file directly in the schematic diagram, and then update it to the schematic diagram. The operation is as follows: The first step is to select the component you want ...; 凡亿教育 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components