8N3QV01BG-0168CD datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 8N3QV01BG-0168CD

8N3QV01BG-0168CD: DescriptionLVPECL Output Clock Oscillator; CategoryPassive components oscillator; File Size230KB，23 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

8N3QV01BG-0168CD Overview

LVPECL Output Clock Oscillator

8N3QV01BG-0168CD Parametric

Parameter Name	Attribute value
Maker	IDT (Integrated Device Technology)
Reach Compliance Code	compliant
Oscillator type	LVPECL
Base Number Matches	1

Preview

Download Datasheet

View All

Quad-Frequency Programmable

VCXO

IDT8N3QV01 Rev G

DATA SHEET

General Description

The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with

very flexible frequency and pull-range programming capabilities.

The device uses IDT’s fourth generation FemtoClock® NG

technology for an optimum of high clock frequency and low phase

noise performance. The device accepts 2.5V or 3.3V supply and is

packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x

7mm x 1.55mm package.

Besides the 4 default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N3QV01 can be programmed via the I

interface to any output clock frequency between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷N (N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to 4

independent PLL M and N divider registers (P, MINT, MFRAC and

N), reprogramming those registers to other frequencies under

control of FSEL0 and FSEL1 is supported. The extended

temperature range supports wireless infrastructure, tele-

communication and networking end equipment requirements. The

device is a member of the high-performance clock family from IDT.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), reprogrammable by I

C programming interface for the output clock frequency, APR

and internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

Absolute pull-range (APR) programmable from ±4.5 to

±754.5ppm

One 2.5V or 3.3V LVPECL differential clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz):



0.487ps (typical)

RMS phase jitter @ 156.25MHz (1kHz - 40MHz):



0.614ps (typical)

2.5V or 3.3V supply voltage modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

114.285 MHz

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

SDATA

SCLK

VC 1

OE 2

FSEL0

A/D

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N3QV01 Rev G

10-lead Ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N3QV01GCD REVISION A

MARCH 6, 2012

FSEL1

Recommended Resources

Isolation transformer and low-pass filter wiring b

Heavy load starting thermal relay protection circuit 4

Audio decibel level detector circuit diagram with instrument driver

DC stabilized power supply circuit diagram without power transformer

555 single-phase active electronic electricity meter circuit

Basic schematic diagram of static switch

Asking for advice: How to achieve simple & high performance qos in embedded linux?: 1. The TC module of Linux has good support for qos, but it consumes a lot of system resources. My development environment is embedded + MIPS + Multi-core, and the Linux kernel version is 2.6.21. Takin...; renfeide112 Linux and Android

Ask for help from experts. Problems with doorling installation: Hello, friends! This is my first time here. I am very happy to discuss issues with you. I have a simple question for you... Here is the situation: my family and our next-door neighbors have installed ...; zhangleimb LED Zone

Some issues in receiving HTTP packets from local machine using TDI: First, let me tell you my idea of creating a bound device to TCP, and then receiving and processing the IRP with the secondary function TDI_receive in DISPATCH. According to the article by Chu Kuangre...; mrking0105 Embedded System

Does anyone have a 51 microcontroller program for a four-digit calculator?: [i=s]This post was last edited by Qingchengshanxia on 2014-12-29 17:35[/i] Does anyone have a 51 MCU program for a four-digit calculator? Requirements: [align=left]1. The system uses a 4×4 matrix keyb...; 青城山下 51mcu

Selection of high voltage inverter--Notes: Thanks to Mr. Zhou for providing the information! 1: Disadvantages of choosing too high a voltage level Choosing too high a voltage level results in too high an investment and a long payback period. A...; 征服 Industrial Control Electronics

Ultra-small remote control helicopter flight attitude stabilizer: [i=s]This post was last edited by paulhyde on 2014-9-15 03:53[/i] Ultra-small remote-controlled helicopter flight attitude stabilizer...; 呱呱 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components