EEWORLDEEWORLDEEWORLD

Part Number

Search

IBM11N16645BB-60

Description
EDO DRAM Module, 16MX64, 60ns, CMOS, DIMM-168
Categorystorage    storage   
File Size332KB,30 Pages
ManufacturerIBM
Websitehttp://www.ibm.com
Download Datasheet Parametric View All

IBM11N16645BB-60 Overview

EDO DRAM Module, 16MX64, 60ns, CMOS, DIMM-168

IBM11N16645BB-60 Parametric

Parameter NameAttribute value
MakerIBM
Parts packaging codeDIMM
package instructionDIMM, DIMM168
Contacts168
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
access modeFAST PAGE WITH EDO
Maximum access time60 ns
Other featuresRAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
Spare memory width32
I/O typeCOMMON
JESD-30 codeR-XDMA-N168
memory density1073741824 bit
Memory IC TypeEDO DRAM MODULE
memory width64
Number of functions1
Number of ports1
Number of terminals168
word count16777216 words
character code16000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX64
Output characteristics3-STATE
Package body materialUNSPECIFIED
encapsulated codeDIMM
Encapsulate equivalent codeDIMM168
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
power supply3.3 V
Certification statusNot Qualified
refresh cycle4096
Maximum standby current0.016 A
Maximum slew rate2.08 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationDUAL
Base Number Matches1
IBM11M4730C4M x 72 E12/10, 5.0V, Au.
IBM11N16735B IBM11N16645B
IBM11N16735C IBM11N16645C
16M x 64/72 DRAM MODULE
Features
• 168 Pin JEDEC Standard, Unbuffered 8 Byte
Dual In-line Memory Module
• 16Mx64, 16Mx72 Extended Data Out Page
Mode DIMM
S
• Performance:
-60
t
RAC
t
CAC
t
AA
t
RC
t
HPC
RAS Access Time
CAS Access Time
Access Time From Address
Cycle Time
EDO Mode Cycle Time
60ns
15ns
30ns
104ns
25ns
• System Performance Benefits:
-Non buffered for increased performance
-Reduced noise (35 V
SS
/V
CC
pins)
-Byte write, byte read accesses
-Serial PDs
• Extended Data Out (EDO) Mode, Read-Modify-
Write Cycles
• Refresh Modes: RAS-Only, CBR and Hidden
Refresh
• CAS before RAS Refresh - 4096 cycles
• RAS only Refresh
- 4096 cycles (12/12 addressing)
- 8192 cycles (13/11 addressing)
• 12/12 or 13/11 addressing (Row/Column)
• Card size: 5.25" x 1.5" x 0.354"
• DRAMS in SOJ Package
• All inputs and outputs are LVTTL (3.3V) compat-
ible
• Single 3.3V
±
0.3V Power Supply
• Au contacts
• Optimized for byte-write non-parity, or ECC
applications
Description
IBM11N16645B IBM11N16645C are industry stan-
dard 168-pin 8-byte Dual In-line Memory Modules
(DIMMs) which are organized as 16Mx64 and
16Mx72 high speed memory arrays designed with
EDO DRAMs for non-parity or ECC applications.
The DIMMs use 16 (x64) or 18 (x72) 16Mx4 EDO
DRAMs in SOJ packages. The use of EDO DRAMs
allows for a reduction in Page Mode Cycle time from
40ns (Fast Page) to 25ns for 60ns DRAM modules.
The DIMMs use serial presence detects imple-
mented via a serial EEPROM using the two pin I
2
C
protocol. This communication protocol uses Clock
(SCL) and Data I/O (SDA) lines to synchronously
clock data between the master (system logic) and
the slave EEPROM device (DIMM). The EEPROM
device address pins (SA0-2) are brought out to the
DIMM tabs to allow 8 unique DIMM/EEPROM
addresses. The first 128 bytes are utilized by the
DIMM manufacturer and the second 128 bytes of
serial PD data are available to the customer.
All IBM 168-pin DIMMs provide a high performance,
flexible 8-byte interface in a 5.25” long space-saving
footprint. Related products include the buffered
DIMMs (x64, x72 parity and x72 ECC Optmized) for
applications which can benefit from the on-card buff-
ers.
Card Outline
(Front)
(Back)
1
85
10 11
94 95
40 41
124 125
84
168
75H1640
SA14-4626-01
Released 5/96
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 1 of 30
Overview of FPGAs currently on the market
The mainstream FPGA products on the market are Xilinx, Altera, Lattice, and some other manufacturers. If you want to buy, we can refer to the following selection guide:As can be seen from the above pi...
eeleader FPGA/CPLD
WINCE5.0 mobile phone software module development
Hardware platform: ● CPU Freescale i.MX27 ● Flash >=256MB ● RAM >=128MB ● 7-inch TFT LCD screen with touch screen ● One SIM300C GSM module ● Two SIM4100 TD-SCDMA modules ● SD card ● GPS module ● Bluet...
shengming217 Embedded System
[Littelfuse Live Review] SiC MOSFET and Schottky Diode Product Introduction and Related Applications (including PPT, QA)
[font=微软雅黑]Live broadcast time: November 22, 2018 [/font][font=微软雅黑][color=Green][b]Live broadcast content: [/b][/color][/font] [font=微软雅黑][color=Black] [/color][/font] [font=微软雅黑][color=Red][color=Bl...
nmg Energy Infrastructure?
Looking for second-hand 51 single-chip microcomputer development board
Looking for second-hand 51 MCU development board, QQ451935391...
jiayingjiayou 51mcu
Does TI's DK-9B96 development board have pinouts?
I can't tell from the picture, does the DK not have lead pins?...
heich_tech Microcontroller MCU
What an RF engineer should know
1. Company selection: Foreign companies: Ericsson, Nokia Siemens, Motorola, Cisco, Lucent Domestic enterprises: Huawei, ZTE, China Mobile, China Unicom, China Telecom, various research institutes, var...
Jacktang RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1181  1623  262  2719  1799  24  33  6  55  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号