JANTXV1N5631A datasheet, PDF - EEWORLD Datasheet

JANTXV1N5631A: DescriptionTrans Voltage Suppressor Diode, 1500W, 7.02V V(RWM), Unidirectional, 1 Element, Silicon, HERMETIC SEALED, METAL GLASS, DO-13, 2 PIN; CategoryDiscrete semiconductor diode; File Size154KB，2 Pages; ManufacturerVishay; Websitehttp://www.vishay.com

Download Datasheet Parametric View All

JANTXV1N5631A Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	JANTXV1N5631A	-	-	View	Buy Now

Trans Voltage Suppressor Diode, 1500W, 7.02V V(RWM), Unidirectional, 1 Element, Silicon, HERMETIC SEALED, METAL GLASS, DO-13, 2 PIN

Parameter Name	Attribute value
Maker	Vishay
Parts packaging code	DO-13
package instruction	O-MALF-W2
Contacts	2
Reach Compliance Code	unknown
ECCN code	EAR99
Is Samacsys	N
Maximum breakdown voltage	8.61 V
Minimum breakdown voltage	7.79 V
Shell connection	CATHODE
Maximum clamping voltage	12.1 V
Configuration	SINGLE
Diode component materials	SILICON
Diode type	TRANS VOLTAGE SUPPRESSOR DIODE
JESD-30 code	O-MALF-W2
Maximum non-repetitive peak reverse power dissipation	1500 W
Number of components	1
Number of terminals	2
Maximum operating temperature	175 °C
Minimum operating temperature	-65 °C
Package body material	METAL
Package shape	ROUND
Package form	LONG FORM
polarity	UNIDIRECTIONAL
Maximum power dissipation	1 W
Certification status	Not Qualified
Guideline	MIL-19500/500
Maximum repetitive peak reverse voltage	7.02 V
Maximum reverse current	200 µA
surface mount	NO
technology	AVALANCHE
Terminal form	WIRE
Terminal location	AXIAL
Base Number Matches	1

Have you ever come into contact with intrinsically safe power supply design? Is there a 2A24V power supply solution?: RT, has anyone ever come into contact with the design of intrinsically safe power switches? Is there any solution for the design of a 2A, 24V output power supply? Please share with me....; 哼哼哈嘿丨墨染 Power technology

Please teach me a Verilog program!: dram dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); half_clk b(.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_out(clk_10mb),.clk_out(clk_out))...; lingfeng Embedded System

Question: STM's 16 high current drivers: Question: For the 16 high-current high-level drive optocouplers of STM, should they be connected in series with a resistor or a pull-up resistor?Another question: When using a timer, can the port corr...; maxipeiz stm32/stm8

Periodic feedback pure digital phase-locked loop based on actel fpga: [i=s]This post was last edited by teleagle on 2018-10-8 22:19[/i] [b][color=#000000] [/color][/b][color=#000000]A periodic feedback pure digital phase-locked loop based on actel FPGA: [/color][color=#...; teleagle FPGA/CPLD

Embedded AMR Tsinghua University Training Course: Embedded AMR Tsinghua University Training Course...; 呱呱 MCU

What does this circuit do?: This is a drawing of a single power supply circuit. When dual power supply is used, the ground is generally changed to a negative power supply. I have never understood its specific function. Please he...; yyd0311 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components