EEWORLDEEWORLDEEWORLD

Part Number

Search

SG1525AJ10842

Description
Switching Controller, 0.5A, 500kHz Switching Freq-Max, CDIP16, HERMETIC SEALED, CERAMIC, DIP-16
CategoryPower/power management    The power supply circuit   
File Size236KB,7 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

SG1525AJ10842 Overview

Switching Controller, 0.5A, 500kHz Switching Freq-Max, CDIP16, HERMETIC SEALED, CERAMIC, DIP-16

SG1525AJ10842 Parametric

Parameter NameAttribute value
MakerMicrosemi
Parts packaging codeDIP
package instructionHERMETIC SEALED, CERAMIC, DIP-16
Contacts16
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
Analog Integrated Circuits - Other TypesSWITCHING CONTROLLER
Control TechnologyPULSE WIDTH MODULATION
Maximum input voltage35 V
Minimum input voltage8 V
Nominal input voltage20 V
JESD-30 codeR-GDIP-T16
length19.62 mm
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Maximum output current0.5 A
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT APPLICABLE
Certification statusNot Qualified
Maximum seat height5.08 mm
surface mountNO
Switch configurationPUSH-PULL
Maximum switching frequency500 kHz
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT APPLICABLE
width7.62 mm
Base Number Matches1
SG1525A/SG2525A/SG3525A
SG1527A/SG2527A/SG3527A
REGULATING PULSE WIDTH MODULATOR
DESCRIPTION
The SG1525A/1527A series of pulse width modulator integrated circuits are
designed to offer improved performance and lower external parts count when used
to implement all types of switching power supplies. The on-chip +5.1 volt reference
is trimmed to ±1% initial accuracy and the input common-mode range of the error
amplifier includes the reference voltage, eliminating external potentiometers and
divider resistors. A Sync input to the oscillator allows multiple units to be slaved
together, or a single unit to be synchronized to an external system clock. A single
resistor between the C
T
pin and the Discharge pin provides a wide range of deadtime
adjustment. These devices also feature built-in soft-start circuitry with only a timing
capacitor required externally. A Shutdown pin controls both the soft-start circuitry
and the output stages, providing instantaneous turn-off with soft-start recycle for
slow turn-on. These functions are also controlled by an undervoltage lockout which
keeps the outputs off and the soft-start capacitor discharged for input voltages less
than that required for normal operation. Another unique feature of these PWM
circuits is a latch following the comparator. Once a PWM pulse has been terminated
for any reason, the outputs will remain off for the duration of the period. The latch
is reset with each clock pulse. The output stages are totem-pole designs capable
of sourcing or sinking in excess of 200mA. The SG1525A output stage features
NOR logic, giving a LOW output for an OFF state. The SG1527A utilizes OR logic
which results in a HIGH output level when OFF.
FEATURES
8V to 35V operation
5.1V reference trimmed to ±1%
100Hz to 500KHz oscillator range
Separate oscillator sync terminal
Adjustable deadtime control
Internal soft-start
Input undervoltage lockout
Latching P.W.M. to prevent multiple
pulses
Dual source/sink output drivers
HIGH RELIABILITY FEATURES
- SG1525A, SG1527A
Available to MIL-STD-883B
MIL-M38510/12602BEA - JAN1525AJ
MIL-M38510/12604BEA - JAN1527AJ
Radiation data available
LMI level "S" processing available
BLOCK DIAGRAM
Rev 1.4a
3/19/2005
Copyright
©
1996
1
11861 Western Avenue
Garden Grove, CA 92841
(714) 898-8121
FAX: (714) 893-2570
Microsemi Inc.
SPCE061A Materials
Very practical. Lingyang 16-bit MCU textbook...
wanghaixing Analog electronics
LM Flash Programmer Error when downloading program via serial port
I want to use LM Flash Programmer to download programs to LM3S1811 through the serial port, but now the following error keeps appearing. Is it because of my settings or other problems? Is there someth...
iceman5823 Microcontroller MCU
TI's new low-cost PCI Express x1 physical layer device XIO1100 enters volume production
Texas Instruments (TI) has announced that the new PCI Express x1 physical layer ( PHY ) device XIO1100 will be put into full production. XIO1100 can well meet the market demand for low-cost PCIe endpo...
amethyst Automotive Electronics
ADUCM360 ADUCM361 Minimum System Board Design Files
I recently drew a minimum system board for ADUCM36X, and I share the files here for those who need it. Schematic diagramPCB diagramSoldered physical diagramSchematic diagram of the connection through ...
littleshrimp ADI Reference Circuit
Received the prize from EEWORLD, thank you admin
I am very excited and wish EEWORLD further progress! :victory:...
jxb01033016 Talking
(LATTICE's CPLD device) How to constrain the internal frequency division signal to the global network?
The main clock used inside the CPLD is an asynchronous frequency-divided clock of the global clock pin input clock. How to constrain this clock to the global clock network, or how to call the BUFG pri...
danielzhoufeng FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 813  2114  732  1650  1165  17  43  15  34  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号