ZWS150AF12 datasheet, PDF - EEWORLD Datasheet

ZWS150AF12: DescriptionAC-DC Regulated Power Supply Module, 150W,; CategoryPower/power management The power supply circuit; File Size535KB，2 Pages; ManufacturerTDK-LAMBDA; Environmental Compliance

Download Datasheet Parametric View All

ZWS150AF12 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	ZWS150AF12	-	-	View	Buy Now

AC-DC Regulated Power Supply Module, 150W,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	TDK-LAMBDA
Reach Compliance Code	compliant
Is Samacsys	N
Other features	REMOTE SHUTDOWN
Analog Integrated Circuits - Other Types	AC-DC POWER FACTOR CORRECTION MODULE
Certification	CE, CSA, UL
Efficiency (main output)	79%
high	40 mm
Maximum input voltage	265 V
Minimum input voltage	85 V
length	222 mm
Maximum operating temperature	70 °C
Minimum operating temperature	-10 °C
Maximum output current	12.5 A
Nominal output voltage	12 V
Protect	OUTPUT OVER CURRENT; OUTPUT OVER VOLTAGE
Ripple voltage (main output)	0.05303 Vrms
Maximum total power output	150 W
width	75 mm
Base Number Matches	1

A Range Extension Reference Design Using the ADF7023 and RFFM6901 915 MHz ISM Band Transceiver Module: [i=s] This post was last edited by Yuzhong on 2014-11-12 08:41 [/i] [b]A range extension reference design using ADF7023 and RFFM6901 915 MHz ISM band transceiver module (with diversity switch) downloa...; 雨中 ADI Reference Circuit

The industry insider whistleblower Junzheng 4725 4755’s shocking revelations!: 1. In fact, the ECC error correction capability of Ingenic 4725 is only 4bit ECC, which means that the currently used 50nm Flash (8bit ECC error correction requirement) is not well supported, not to m...; KG5 Mobile and portable

What is the difference between build and compile?: In keil uv3, build target "target1" compile *.1c compile *.2c compile *.3c compile *.4c link… programsize… error warning… What is the difference between build and compile?...; fengyun11747 MCU

Verilog writing problem: Why is there no output for the newly added pin after the Verilog program is modified? Is it because of the configuration file?...; Maxwell_CZH FPGA/CPLD

FPGA Power Consumption: The project needs to complete the above functions, namely AD/DA, storage, transmission, control algorithm (control cycle 40us, the algorithm is slightly more complicated than PID, and requires single-...; sudongpo2018 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components