EEWORLDEEWORLDEEWORLD

Part Number

Search

50295-5020FCLF

Description
Board Connector, 80 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Guide Pin, Black Insulator, Receptacle, LEAD FREE
CategoryThe connector    The connector   
File Size446KB,5 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

50295-5020FCLF Overview

Board Connector, 80 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Guide Pin, Black Insulator, Receptacle, LEAD FREE

50295-5020FCLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid1601814662
package instructionLEAD FREE
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL9.1
body width0.46 inch
subject depth0.82 inch
body length2.03 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH (30) OVER PALLADIUM NICKEL
Contact completed and terminatedTin (Sn)
Contact point genderFEMALE
Contact materialBERYLLIUM COPPER
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulator colorBLACK
insulator materialGLASS FILLED POLYETHYLENE
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number50295
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsNO
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
PCB row number4
Number of rows loaded4
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
polarization keyPOLARIZED HOUSING
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.145 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts80
UL Flammability Code94V-0
PDM: Rev:S
STATUS:
Released
Printed: May 13, 2011
.
FPGA Design Practice (Logic)
FPGA Design Practice (Logic) is aimed at the vast number of FPGA/CPLD beginners. It explains FPGA/CPLD and related basic knowledge from scratch, and uses a motherboard-based learning kit that supports...
arui1999 Download Centre
SIMterix-Simplies~4~ Verilog
In the case of mixed integer and analog systems, simulation can only simulate Verilog or analog. If the digital part has only output, it is OK, just edit the voltage source and import the waveform fil...
xutong Analog electronics
CCS Error
DEBUG: Error 2863: The control PushButton2 on dialog Installation_Type_Dialog needs the icon TypicalInstall.bmp in size 48x48, but that size is not available. Loading the first available sizeInternal ...
feiyun DSP and ARM Processors
When the CEdit control is deleted by pressing the back key under EVC4.0\wince5, the content of CEdit is not updated
The cursor has moved over, but the string is still displayed there. It is updated only when the line is deleted. If you enter again, it will overlap with the previous word. And this problem only occur...
zhangheng Embedded System
After IAR compiles and downloads the code, how do I know the total length of the code and where the address is from and to?
Is there any automatically generated file that I can look at directly?Thanks!...
jsglf Microcontroller MCU
Is it possible to add a count loop in the combinational logic of a three-stage state machine?
Assuming the clock cycle is 40ns, the state changes of my sequential circuit are about 80ns, 160ns, 160ns, 40ns. In a state, it relies on counting loops to stay in this state until the loop count meet...
lvben5d FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1273  395  2395  1565  1567  26  8  49  32  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号