50736-3116F datasheet, PDF - EEWORLD Datasheet

50736-3116F: DescriptionBoard Connector, 116 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size187KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

50736-3116F Overview

Board Connector, 116 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	306177112
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
Board mount options	HOLE .099-.111
body width	0.436 inch
subject depth	0.82 inch
body length	3.65 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact point gender	FEMALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulator color	BLACK
insulator material	GLASS FILLED POLYETHYLENE
JESD-609 code	e0
Manufacturer's serial number	50736
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	4
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	50u inch
polarization key	POLARIZED HOUSING
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.145 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	116

PDM: Rev:G

STATUS:

Released

Printed: May 14, 2011

Digital Circuit Design Methodology: The current digital circuit design can be divided into the following levels: 1. Algorithm-level design: Use high-level languages such as C language and other system analysis tools (such as MATLAB) to ...; inoint98 FPGA/CPLD

Basic knowledge of Verilog HDL (English): Basic knowledge of Verilog HDL.rar includes: 1, Verilog testbench 2, Verilog_Golden_Reference_Guide 3, Wiley 1 Verilog Coding For Logic Synthesis Ebook-Spy...; liwenqi FPGA/CPLD

Can the busy signal of icl7135 be simulated in proteus?: Dear experts, please help me solve this problem. I can't get the busy signal with proteus, it always keeps low level. But D1-D5, B8, 4, 2, 1 can change continuously, what's going on?...; yanghui_45 Embedded System

The pcb file only shows the coordinates, there is no gray area, what is the transparent area: The pcb file is transparent, has coordinates, and can see the underlying background without gray areas....; binghehe PCB Design

Multisim simulation results are different at different times: Hello everyone, I have not been using multisim simulation software for a long time but I found a problem that the results of simulating the same circuit at different time periods may be different. Has...; wwwlizhencom Analog electronics

Urgent... Need help from an expert regarding DDS signal generator!: I am making a DDS signal generator that can output sine and square waves, high frequency, and I am now drawing the circuit diagram. Has any expert done it? I use 51 and AD9833, 25MHz crystal oscillato...; 梧桐梧桐听雨 MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components