51093-5033ED datasheet, PDF - EEWORLD Datasheet

51093-5033ED: DescriptionBoard Connector, 132 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size283KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

51093-5033ED Overview

Board Connector, 132 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1600813314
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
Board mount options	HOLE .112-.124
body width	0.46 inch
subject depth	0.82 inch
body length	4.05 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NICKEL PALLADIUM GOLD (30)
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact point gender	FEMALE
Contact material	BERYLLIUM COPPER
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BLACK
insulator material	GLASS FILLED POLYETHYLENE
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	51093
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	4
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
polarization key	POLARIZED HOUSING
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.125 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	132
UL Flammability Code	94V-0

PDM: Rev:G

STATUS:

Released

Printed: Sep 27, 2003

【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC (3): FPGA software part of the intermediate frequency design of DUC design of PFIR design This scheme requires the design of a 72-order 3-fold interpolation programmable FIR filter (i.e. PFIR), with an inp...; muhan9 FPGA/CPLD

【Discussion】Capture mode pulse counting: I want to use 430 to measure the number of pulses of an external input pulse in 1 second. I use Timer_A to set the timer for 1 second, and then define the input pin as capture mode. Every time a pulse...; wujieling Microcontroller MCU

EEWORLD University Hall----Hands on Sensorless 2(B): Hands on Sensorless 2(B)：https://training.eeworld.com.cn/course/181...; dongcuipin Talking

Is this what the 0 detection is like?: I often see posts about 0 detection, but I don't know what function they want to achieve. Some even cite foreign papers, which are very complicated and difficult to understand. I simulated the attache...; captzs Analog electronics

How do I calculate the output of this amplifier? Thanks: [size=10.5pt][font=宋体][size=10.5pt]Calculate the output voltage as shown below[/size][/font][size=10.5pt]Vout[/size][/size] [[i] This post was last edited by june33 on 2009-10-17 15:07[/i]]...; june33 Analog electronics

Smart desk lamp: I would like to add the following functions: clock and voice broadcast. Please help me. Please help me online. Waiting...; kangyun 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components