54102-F46-27 datasheet, PDF - EEWORLD Datasheet

54102-F46-27: DescriptionBoard Connector, 54 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size161KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54102-F46-27 Overview

Board Connector, 54 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle,

Parameter Name	Attribute value
Objectid	1152956665
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
Other features	POLY BAG PACKAGING
body width	0.19 inch
subject depth	0.1 inch
body length	2.7 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1500VAC V
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
Manufacturer's serial number	54102
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	130 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	2u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.11 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	54

PDM: Rev:F

STATUS:

Released

Printed: Aug 02, 2002

Problems with fsdb exceeding 2g: It seems that the fsdb file cannot exceed 2G. The problem is that I have a simulation case with a large amount of data , and I want to see the wrong waveform, what should I do? Is there any way to div...; eeleader-mcu FPGA/CPLD

vga layout: I recently made a VGA video processing board, but the image always has ripples. I suspect it is related to the layout and wiring. I would like to ask experts to give me some advice on this aspect. I w...; xianyunyehe216 PCB Design

Modesim registry error handling: After a power outage, an error message appears during startup... Reinstalling doesn't work... Why is this? How can I fix it? invalid command name "xxxx" while executing "LibraryGetMappings $new_ini" (...; eeleader FPGA/CPLD

Help: Timer count is insufficient!!: #include "msp430g2553.h" ....... P1SEL|=BIT0; // Set P1.0 as TimerA external count signal input port P1DIR&=~BIT0; // Set P1.0 as input port // TimerA configuration TACTL=TASSEL_0; // Timer A clock so...; xueshengke Microcontroller MCU

Design of IGCT Series Snubber Circuit in 6 kV Variable Frequency Speed Regulation System: When IGCT is used alone, no snubber circuit is required. However, IGCT needs to be used in series for high-voltage inverters of 6 kV and above to obtain a higher withstand voltage level. At this time,...; frozenviolet Analog electronics

In this circuit, why does the PMOS turn on as soon as it is powered on?: OPEN and CLOSE are two buttons, OPEN is a normally open button, CLOSE is a normally closed button. RL1 and RL2 are used to simulate loads. Under normal circumstances, Q3 should have no output when pow...; sky999 PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components